Java library for parsing and manipulating graph representations of gate-level Verilog netlists
☆15Jan 9, 2017Updated 9 years ago
Alternatives and similar repositories for netlist-graph
Users that are interested in netlist-graph are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Verilog netlist parser/database (derived from http://nldb.sourceforge.net)☆13Dec 12, 2014Updated 11 years ago
- A standalone structural (gate-level) verilog parser☆43Oct 12, 2026Updated 2 weeks ago
- The ANUBIS benchmark suite for Incremental Synthesis☆13Dec 15, 2020Updated 5 years ago
- ☆21Oct 29, 2023Updated 3 years ago
- This is a probabilistic SAT attack tool.☆13Jun 5, 2021Updated 5 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Approximate arithmetic circuits for FPGAs☆13Feb 19, 2020Updated 6 years ago
- Libre Silicon Compiler☆22Apr 13, 2021Updated 5 years ago
- OpenDesign Flow Database☆17Oct 31, 2018Updated 7 years ago
- Python module containing verilog files for rocket cpu (for use with LiteX).☆14Sep 24, 2026Updated last month
- 張耀文老師的"奈米積體電路實體設計"作業(Physical Design)☆11Jan 18, 2024Updated 2 years ago
- Cross EDA Abstraction and Automation☆45Updated this week
- This is the repository for the first-order masked Kyber on ARM Cortex-M4☆23Nov 2, 2023Updated 2 years ago
- A Verilog parser for Haskell.☆38Jul 6, 2021Updated 5 years ago
- ☆18Nov 19, 2023Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A lightweight library to perform Python/Verilog co-simulation with Python3.3 coroutine + numpy. The name Nicotb cames from NatIve COrouti…☆21Dec 24, 2023Updated 2 years ago
- Verilog Plugin for Intellij IDEA☆10Oct 22, 2020Updated 6 years ago
- A Standalone Structural Verilog Parser☆96Mar 31, 2022Updated 4 years ago
- Project 2.2 Frequency counter☆12May 30, 2025Updated last year
- A Preprocessor for Verilog HDL written in C++☆11May 26, 2012Updated 14 years ago
- ☆15May 10, 2019Updated 7 years ago
- Rust implementation of CRYSTALS post-quantum cryptography primitives: Kyber key-encapsulation mechanism and Dilitium digital signature al…☆15Aug 1, 2022Updated 4 years ago
- ☆24Oct 21, 2026Updated last week
- Provides a packaged collection of open source EDA tools☆12Apr 14, 2019Updated 7 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Collection of Papers and Trials on Deep Learning to aid EE design☆46Aug 25, 2020Updated 6 years ago
- Verilog RTL Implementation of DNN☆10Jun 26, 2018Updated 8 years ago
- Implementations for all round-3 parameter sets of the PQC signature scheme Dilithium☆13Dec 17, 2021Updated 4 years ago
- Using VexRiscv without installing Scala☆40Nov 10, 2021Updated 4 years ago
- A flexible framework for analyzing and transforming FPGA netlists. Official repository.☆117Apr 27, 2026Updated 6 months ago
- FPGA Development toolset☆20Jun 15, 2017Updated 9 years ago
- The PE for the second generation CGRA (garnet).☆18Updated this week
- An instruction set simulator based on DBT-RISE implementing the RISC-V ISA☆37Oct 22, 2026Updated last week
- Generates C-Function wrappers and mocks for use in C++☆12Dec 15, 2012Updated 13 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Handle Fast Signal Traces (fst) in Python☆16Jun 11, 2025Updated last year
- libCircuit is a C++ Library for EDA software development☆19Sep 27, 2018Updated 8 years ago
- ☆19Aug 30, 2020Updated 6 years ago
- RISC-V BSV Specification☆24Apr 28, 2026Updated 6 months ago
- SoK: All You Need to Know About On-Device ML Model Extraction - The Gap Between Research and Practice☆19May 19, 2025Updated last year
- Synthesiser for Asynchronous Verilog Language☆20Oct 29, 2014Updated 12 years ago
- Hardware Implementation of Sigmoid Function using verilog HDL☆16Dec 16, 2019Updated 6 years ago