Java library for parsing and manipulating graph representations of gate-level Verilog netlists
☆15Jan 9, 2017Updated 9 years ago
Alternatives and similar repositories for netlist-graph
Users that are interested in netlist-graph are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- A standalone structural (gate-level) verilog parser☆42Jul 29, 2026Updated last month
- Approximate arithmetic circuits for FPGAs☆13Feb 19, 2020Updated 6 years ago
- This is a probabilistic SAT attack tool.☆13Jun 5, 2021Updated 5 years ago
- Libre Silicon Compiler☆22Apr 13, 2021Updated 5 years ago
- Cross EDA Abstraction and Automation☆42Aug 12, 2026Updated 2 weeks ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- OpenDesign Flow Database☆17Oct 31, 2018Updated 7 years ago
- Python module containing verilog files for rocket cpu (for use with LiteX).☆14May 26, 2026Updated 3 months ago
- ☆18Nov 19, 2023Updated 2 years ago
- A lightweight library to perform Python/Verilog co-simulation with Python3.3 coroutine + numpy. The name Nicotb cames from NatIve COrouti…☆21Dec 24, 2023Updated 2 years ago
- ☆15May 10, 2019Updated 7 years ago
- A Verilog parser for Haskell.☆37Jul 6, 2021Updated 5 years ago
- Verilog Plugin for Intellij IDEA☆10Oct 22, 2020Updated 5 years ago
- A copy of the latest version of MVSIS☆13Apr 18, 2021Updated 5 years ago
- A Standalone Structural Verilog Parser☆97Mar 31, 2022Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Provides a packaged collection of open source EDA tools☆12Apr 14, 2019Updated 7 years ago
- Project 2.2 Frequency counter☆12May 30, 2025Updated last year
- Verilog RTL Implementation of DNN☆10Jun 26, 2018Updated 8 years ago
- Rust implementation of CRYSTALS post-quantum cryptography primitives: Kyber key-encapsulation mechanism and Dilitium digital signature al…☆15Aug 1, 2022Updated 4 years ago
- ☆18Updated this week
- Collection of Papers and Trials on Deep Learning to aid EE design☆46Aug 25, 2020Updated 6 years ago
- A flexible framework for analyzing and transforming FPGA netlists. Official repository.☆116Apr 27, 2026Updated 4 months ago
- The ANUBIS benchmark suite for Incremental Synthesis☆12Dec 15, 2020Updated 5 years ago
- Handle Fast Signal Traces (fst) in Python☆16Jun 11, 2025Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Using VexRiscv without installing Scala☆39Nov 10, 2021Updated 4 years ago
- RISC-V BSV Specification☆24Apr 28, 2026Updated 4 months ago
- ☆10Apr 13, 2020Updated 6 years ago
- SoK: All You Need to Know About On-Device ML Model Extraction - The Gap Between Research and Practice☆18May 19, 2025Updated last year
- The PE for the second generation CGRA (garnet).☆18Feb 22, 2026Updated 6 months ago
- SAT-based ATPG using TG-Pro model☆20Jun 5, 2018Updated 8 years ago
- libCircuit is a C++ Library for EDA software development☆19Sep 27, 2018Updated 7 years ago
- Python tools for processing Verilog files☆10Dec 7, 2011Updated 14 years ago
- A synthesis flow for hybrid processing-in-RRAM modes☆12Jul 15, 2021Updated 5 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- BuDDy BDD package (with CMake support)☆16May 7, 2024Updated 2 years ago
- Formal semantics of BSV (Bluespec SystemVerilog), given as a Haskell Program and accompanying document☆17Jul 17, 2016Updated 10 years ago
- IP-core package generator for AXI4/Avalon☆22Nov 25, 2018Updated 7 years ago
- High-Speed Hardware Architecture for Falcon Signature Generation Algorithm☆15Feb 27, 2025Updated last year
- Python wrapper for verilator model☆94Feb 10, 2024Updated 2 years ago
- ☆19Aug 30, 2020Updated 6 years ago
- Fast PnR toolchain for CGRA☆18Jul 26, 2024Updated 2 years ago