michaelehab / AES-VerilogLinks
Advanced encryption standard (AES128, AES192, AES256) Encryption and Decryption Implementation in Verilog HDL
☆105Updated 3 years ago
Alternatives and similar repositories for AES-Verilog
Users that are interested in AES-Verilog are comparing it to the libraries listed below
Sorting:
- Verilog Design Examples with self checking testbenches. Half Adder, Full Adder, Mux, ALU, D Flip Flop, Sequence Detector using Mealy mach…☆140Updated last year
- The AHB to APB bridge is an AHB slave and the only APB master which provides an interface between the highspeed AHB and the low-power APB…☆63Updated 2 years ago
- PCIE 5.0 Graduation project (Verification Team)☆78Updated last year
- DDR2 memory controller written in Verilog☆77Updated 13 years ago
- ☆162Updated 2 years ago
- AXI DMA 32 / 64 bits☆116Updated 11 years ago
- I present a novel pipelined fast Fourier transform (FFT) architecture which is capable of producing the output sequence in normal order. …☆44Updated last year
- Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.☆128Updated 4 years ago
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆173Updated 8 months ago
- AXI4 and AXI4-Lite interface definitions☆94Updated 4 years ago
- Pipeline FFT Implementation in Verilog HDL☆126Updated 6 years ago
- Fully parametrizable combinatorial parallel LFSR/CRC module☆152Updated 5 months ago
- Implementing Different Adder Structures in Verilog☆71Updated 5 years ago
- This is a detailed SystemVerilog course☆113Updated 5 months ago
- AHB3-Lite Interconnect☆90Updated last year
- In this tutorial, you learn how to implement a design from RTL-to-GDSII using Cadence® tools.☆69Updated last year
- Developed with the aim of providing engineers and designers with a centralized resource, this repository serves as a valuable reference f…☆61Updated last year
- Verilog UART☆177Updated 12 years ago
- 32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations.☆88Updated 6 years ago
- RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni☆127Updated 7 years ago
- Maven Silicon project - AHB-to-APB Bridge Verification using UVM Methodology.☆95Updated 2 years ago
- ☆47Updated 4 years ago
- System Verilog based Verification of MIPS 5 staged pipelined processor using UVM environment☆105Updated 7 months ago
- Advanced encryption standard (AES) algorithm has been widely deployed in cryptographic applications. This work proposes a low power and h…☆22Updated 4 years ago
- An AXI4 crossbar implementation in SystemVerilog☆166Updated last month
- Comprehensive verification suite for the AHB2APB Bridge design, featuring SystemVerilog and UVM-based methodologies. 🌉🚀☆31Updated last year
- "100 days of RTL" is a personal project to learn Verilog HDL RTL design in 100 days, using Xilinx Vivado☆88Updated 2 years ago
- A basic testbench made for educational purposes using SystemVerilog and the Universal Verification Methodology☆108Updated 11 years ago
- This project aims to design an 32-point FFT (Fast Fourier Transform) based DIT (decimation in time) Butterfly Algorithm with multiple clo…☆55Updated 2 years ago
- AMBA bus generator including AXI, AHB, and APB☆105Updated 4 years ago