panxuc / xucpuLinks
NSCSCC “龙芯杯” 2024 个人赛 LoongArch 赛道三等奖
☆10Updated 11 months ago
Alternatives and similar repositories for xucpu
Users that are interested in xucpu are comparing it to the libraries listed below
Sorting:
- 2022年龙芯杯个人赛 单发射110M(含icache)☆48Updated 2 years ago
- 龙芯杯个人赛工具包(适用于个人赛的golden_trace工具)☆61Updated last year
- 2020龙芯杯个人赛 简易双发射60M(含ibuffer)☆40Updated 4 years ago
- 龙芯杯2021个人赛决赛最终代码☆11Updated 3 years ago
- 2022龙芯杯个人赛三等奖作品☆15Updated last year
- NSCSCC 2023 The Second Prize. TEAM PUA FROM HDU.☆13Updated 4 months ago
- ☆68Updated 2 years ago
- UltraMIPS SoC composed of dual-issue cpu, pipeline Cache and systematic peripheral.☆139Updated last year
- 计算机体系结构研讨课 2020秋季 UCAS 《CPU设计实战》 工程环境及 RTL 代码合集☆18Updated 3 years ago
- A LoongArch pipeline CPU. Project of Computer Architecture Lab @UCAS.☆25Updated last year
- 顺序单/双发射LA32R处理器 (龙芯杯2024) A LA32R CPU in chisel☆23Updated 8 months ago
- 一个单发射五级静态流水CPU,采用龙芯32位精简版指令集,支持异常和中断处理,使用AXI总线接口,已集成TLB模块☆15Updated 2 years ago
- 2024年第八届龙芯杯 LA 个人赛二等奖参赛作品☆20Updated 11 months ago
- 适用于龙芯杯团队赛入门选手的应急cache模块☆28Updated last year
- 乱序双发处理器,在2024年计算机系统能力大赛CPU赛道(龙芯杯)获二等奖,全国第四☆15Updated 11 months ago
- 为了更好地帮助后来的同学参加龙芯杯,草拟了这份建议,望对后来人有所帮助☆126Updated 4 years ago
- ☆74Updated 3 months ago
- 体系结构课程实验:RISC-V 32I 流水线 CPU,实现37条指令,转发,冒险检测,Cache ,分支预测器☆84Updated 5 years ago
- "aura" my super-scalar O3 cpu core☆24Updated last year
- High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)☆81Updated last year
- 复旦大学FDU1.1队在第四届“龙芯杯”的参赛作品☆43Updated 4 years ago
- ☆19Updated 11 months ago
- ☆66Updated last year
- A 32-bit 5-stage RISC-V pipeline processor core with traps, S privilege mode, virtual memory, cache, branch prediction and TLB. Powered b…☆14Updated last year
- 关于移植模型至gemmini的文档☆28Updated 3 years ago
- Highly configurable out-of-order MIPS32 processor, capable of booting Linux.☆39Updated 2 years ago
- NSCSCC 信息整合☆251Updated 4 years ago
- ☆86Updated 3 months ago
- ☆35Updated last year
- 我设计了一些数字集成电路的教学实验,供大家学习~☆28Updated 6 months ago