TinyTapeout / tt07-verilog-templateLinks
Submission template for Tiny Tapeout 7 - Verilog HDL Projects
☆19Updated last year
Alternatives and similar repositories for tt07-verilog-template
Users that are interested in tt07-verilog-template are comparing it to the libraries listed below
Sorting:
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆93Updated 9 months ago
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆63Updated 2 weeks ago
- A pipelined RISC-V processor☆57Updated last year
- ☆35Updated 6 months ago
- RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32☆45Updated last year
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆89Updated this week
- End-to-End Open-Source I2C GPIO Expander☆31Updated 2 months ago
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆38Updated 3 weeks ago
- tools used by project repos to test configuration, generate OpenLane run summaries and documentation☆21Updated this week
- Small SERV-based SoC primarily for OpenMPW tapeout☆42Updated this week
- ☆59Updated 3 years ago
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆114Updated last year
- Open source designs developed with IHP 130nm BiCMOS Open Source PDK. Documentation at https://ihp-open-ip.readthedocs.io/en/latest/☆51Updated last month
- A current mode buck converter on the SKY130 PDK☆27Updated 3 years ago
- FPGA based microcomputer sandbox for software and RTL experimentation☆57Updated this week
- HaDes-V is an Open Educational Resource for learning microcontroller design. It guides you through creating a pipelined 32-bit RISC-V pro…☆57Updated this week
- ☆52Updated 3 months ago
- Submission template for Tiny Tapeout 6 - Verilog HDL Projects☆33Updated last year
- The CORE-V CVE2 is a small 32 bit RISC-V CPU core (RV32IMC/EMC) with a two stage pipeline, based on the original zero-riscy work from ETH…☆43Updated last month
- SAR ADC on tiny tapeout☆39Updated 4 months ago
- Simple 8-bit UART realization on Verilog HDL.☆105Updated last year
- ☆25Updated this week
- an inverter drawn in magic with makefile to simulate☆26Updated 2 years ago
- ☆40Updated 3 months ago
- ✔️ Port of RISCOF to check the NEORV32 for RISC-V ISA compatibility.☆34Updated this week
- Demo projects for various Kintex FPGA boards☆59Updated 2 weeks ago
- Structural Netlist API (and more) for EDA post synthesis flow development☆103Updated last week
- ☆69Updated 9 months ago
- Virtual Development Board☆60Updated 3 years ago
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆77Updated 11 months ago