Submission template for Tiny Tapeout 7 - Verilog HDL Projects
☆22May 30, 2024Updated 2 years ago
Alternatives and similar repositories for tt07-verilog-template
Users that are interested in tt07-verilog-template are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Submission template for Tiny Tapeout 8 - Verilog HDL Projects☆18Jul 12, 2024Updated 2 years ago
- Skywaters 130nm Klayout PDK☆35Jan 29, 2025Updated last year
- World's first Nintendo 3DS emulator for Apple devices based on Citra.☆18Apr 7, 2023Updated 3 years ago
- An open-source 555 timer☆27Aug 27, 2024Updated last year
- 12 bit SAR ADC for TinyTapeout 7☆15May 30, 2024Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Design of miller compensated 2 stage opamp using open source SKY130PDK☆19Jun 18, 2025Updated last year
- A small and simple rv32i core written in Verilog☆18Jul 29, 2022Updated 4 years ago
- ☆27Mar 18, 2023Updated 3 years ago
- ☆13Mar 25, 2022Updated 4 years ago
- ☆40Jul 2, 2024Updated 2 years ago
- ☆95Jan 15, 2025Updated last year
- Project 2.2 Frequency counter☆12May 30, 2025Updated last year
- NES for Tang Nano 9k with DS2 interface☆31Nov 13, 2024Updated last year
- TinyQV - Crowdsourced Risc-V SoC☆39Updated this week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Python tools for processing Verilog files☆10Dec 7, 2011Updated 14 years ago
- ☆12Jul 20, 2022Updated 4 years ago
- Approximate arithmetic circuits for FPGAs☆13Feb 19, 2020Updated 6 years ago
- Design of BandGapReference Circuit using Sky130 PDK☆11Oct 30, 2021Updated 4 years ago
- ☆20Mar 3, 2026Updated 5 months ago
- ☆11Nov 17, 2025Updated 9 months ago
- The SoC for the introduction to chip design course spring 2026☆19May 22, 2026Updated 2 months ago
- ☆11Jun 28, 2020Updated 6 years ago
- Analog and RF blocks on Skywaters 130nm☆11Jul 30, 2022Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Hardware Implementation of Sigmoid Function using verilog HDL☆16Dec 16, 2019Updated 6 years ago
- Implementation of Partially Parellel LDPC Code Decoder in Verilog☆15Jul 23, 2020Updated 6 years ago
- Playground for VGA projects on Tiny Tapeout☆78May 9, 2026Updated 3 months ago
- HDMI + GPU-pipeline + FFT☆14Mar 4, 2016Updated 10 years ago
- EM simulation scripts to simulate passive devices on Skywater 130nm open-source process. (Octave interface only for now)☆13Jan 7, 2024Updated 2 years ago
- An Open-Source Analog Mixed-Signal Chip Design Template & Tutorial for the ihp-sg13g2 Open-PDK☆49Updated this week
- SAR ADC on tiny tapeout☆54Jan 29, 2025Updated last year
- Verilog VGA font generator 8 by 16 pixels☆16Mar 30, 2022Updated 4 years ago
- Java library for parsing and manipulating graph representations of gate-level Verilog netlists☆15Jan 9, 2017Updated 9 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- A Risc-V SoC for Tiny Tapeout☆55Jul 12, 2026Updated last month
- Python module containing verilog files for rocket cpu (for use with LiteX).☆14May 26, 2026Updated 2 months ago
- Lab material for the three week course on builiding a RISC-V microprocessor☆20Jan 14, 2026Updated 7 months ago
- ☆18Jan 31, 2020Updated 6 years ago
- Efabless mpw7 submission☆16May 6, 2024Updated 2 years ago
- ☆13Jun 13, 2023Updated 3 years ago
- ☆20Aug 2, 2025Updated last year