Submission template for Tiny Tapeout 7 - Verilog HDL Projects
☆22May 30, 2024Updated 2 years ago
Alternatives and similar repositories for tt07-verilog-template
Users that are interested in tt07-verilog-template are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Submission template for Tiny Tapeout 8 - Verilog HDL Projects☆18Jul 12, 2024Updated 2 years ago
- Skywaters 130nm Klayout PDK☆37Jan 29, 2025Updated last year
- World's first Nintendo 3DS emulator for Apple devices based on Citra.☆18Apr 7, 2023Updated 3 years ago
- Experimental Tiny Tapeout chip on IHP SG13G2 0.13 μm BiCMOS process☆19Mar 30, 2025Updated last year
- Design of miller compensated 2 stage opamp using open source SKY130PDK☆19Jun 18, 2025Updated last year
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- A small and simple rv32i core written in Verilog☆18Jul 29, 2022Updated 4 years ago
- ☆13Mar 25, 2022Updated 4 years ago
- ☆41Jul 2, 2024Updated 2 years ago
- Submission template for Tiny Tapeout 6 - Verilog HDL Projects☆35May 3, 2024Updated 2 years ago
- ☆96Jan 15, 2025Updated last year
- Project 2.2 Frequency counter☆12May 30, 2025Updated last year
- ☆21Updated this week
- This repository has educational purposes only. It is shown how to build a simple Object Detector from scratch using Tensorflow & Keras☆16Jan 14, 2024Updated 2 years ago
- A RISC-V assembler library for Scala/Chisel HDL projects☆16Aug 27, 2026Updated last month
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Evolvable Hardware: Begin using the BitstreamEvolution Open Source Toolkit☆18May 28, 2026Updated 4 months ago
- TinyQV - Crowdsourced Risc-V SoC☆39Aug 12, 2026Updated last month
- A design for TinyTapeout☆19Sep 23, 2022Updated 4 years ago
- RFIC EM simulation: Create AWS Palace model from GDSII layout files☆70Updated this week
- Python tools for processing Verilog files☆10Dec 7, 2011Updated 14 years ago
- DHCP Client Daemon☆15Sep 13, 2026Updated 2 weeks ago
- ☆12Jul 20, 2022Updated 4 years ago
- Approximate arithmetic circuits for FPGAs☆13Feb 19, 2020Updated 6 years ago
- Automated Analysis Framework for Simulink/Stateflow☆14Jul 25, 2023Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Design of BandGapReference Circuit using Sky130 PDK☆12Oct 30, 2021Updated 4 years ago
- ☆11Nov 17, 2025Updated 10 months ago
- ☆11Jun 28, 2020Updated 6 years ago
- Analog and RF blocks on Skywaters 130nm☆11Jul 30, 2022Updated 4 years ago
- Agile Hardware Design Course☆29Updated this week
- Hardware Implementation of Sigmoid Function using verilog HDL☆16Dec 16, 2019Updated 6 years ago
- Implementation of Partially Parellel LDPC Code Decoder in Verilog☆15Jul 23, 2020Updated 6 years ago
- EM simulation scripts to simulate passive devices on Skywater 130nm open-source process. (Octave interface only for now)☆14Jan 7, 2024Updated 2 years ago
- An Open-Source Analog Mixed-Signal Chip Design Template & Tutorial for the ihp-sg13g2 Open-PDK☆60Sep 20, 2026Updated last week
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- SAR ADC on tiny tapeout☆55Jan 29, 2025Updated last year
- Program uses cv2 to display many streams from cameras, web pages, local files☆13Jan 31, 2021Updated 5 years ago
- Circuit Automatic Characterization Engine☆58Feb 7, 2025Updated last year
- Pristine is an open source repository in its original condition.☆11Jun 6, 2019Updated 7 years ago
- A Risc-V SoC for Tiny Tapeout☆60Jul 12, 2026Updated 2 months ago
- Python module containing verilog files for rocket cpu (for use with LiteX).☆14Updated this week
- Lab material for the three week course on builiding a RISC-V microprocessor☆20Jan 14, 2026Updated 8 months ago