Submission template for Tiny Tapeout 7 - Verilog HDL Projects
☆22May 30, 2024Updated 2 years ago
Alternatives and similar repositories for tt07-verilog-template
Users that are interested in tt07-verilog-template are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Submission template for Tiny Tapeout 8 - Verilog HDL Projects☆18Jul 12, 2024Updated 2 years ago
- Instrumentation amplifier (analog IP example)☆14Aug 23, 2024Updated 2 years ago
- Skywaters 130nm Klayout PDK☆37Jan 29, 2025Updated last year
- World's first Nintendo 3DS emulator for Apple devices based on Citra.☆18Apr 7, 2023Updated 3 years ago
- Experimental Tiny Tapeout chip on IHP SG13G2 0.13 μm BiCMOS process☆19Mar 30, 2025Updated last year
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- 12 bit SAR ADC for TinyTapeout 7☆15May 30, 2024Updated 2 years ago
- Design of miller compensated 2 stage opamp using open source SKY130PDK☆19Jun 18, 2025Updated last year
- A small and simple rv32i core written in Verilog☆19Jul 29, 2022Updated 4 years ago
- ☆27Mar 18, 2023Updated 3 years ago
- ☆13Mar 25, 2022Updated 4 years ago
- ☆41Jul 2, 2024Updated 2 years ago
- Submission template for Tiny Tapeout 6 - Verilog HDL Projects☆35May 3, 2024Updated 2 years ago
- ☆24Oct 5, 2026Updated last week
- This repository has educational purposes only. It is shown how to build a simple Object Detector from scratch using Tensorflow & Keras☆16Jan 14, 2024Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A RISC-V assembler library for Scala/Chisel HDL projects☆16Aug 27, 2026Updated last month
- IHP Open source SG13G2 Tape Out on May 2025 [Testfield T588] PDK repository☆14May 21, 2025Updated last year
- Flight proven high-altitude balloon experimental platform☆13Feb 3, 2026Updated 8 months ago
- A design for TinyTapeout☆18Sep 23, 2022Updated 4 years ago
- Evolvable Hardware: Begin using the BitstreamEvolution Open Source Toolkit☆19May 28, 2026Updated 4 months ago
- TinyQV - Crowdsourced Risc-V SoC☆40Aug 12, 2026Updated 2 months ago
- DHCP Client Daemon☆15Updated this week
- ☆12Jul 20, 2022Updated 4 years ago
- ☆11Apr 17, 2021Updated 5 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Approximate arithmetic circuits for FPGAs☆13Feb 19, 2020Updated 6 years ago
- Design of BandGapReference Circuit using Sky130 PDK☆12Oct 30, 2021Updated 4 years ago
- ☆21Mar 3, 2026Updated 7 months ago
- ☆11Nov 17, 2025Updated 11 months ago
- The SoC for the introduction to chip design course spring 2026☆20May 22, 2026Updated 4 months ago
- Hardware Implementation of Sigmoid Function using verilog HDL☆16Dec 16, 2019Updated 6 years ago
- Implementation of Partially Parellel LDPC Code Decoder in Verilog☆15Jul 23, 2020Updated 6 years ago
- ☆11Jun 28, 2020Updated 6 years ago
- EM simulation scripts to simulate passive devices on Skywater 130nm open-source process. (Octave interface only for now)☆14Jan 7, 2024Updated 2 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- SAR ADC on tiny tapeout☆55Jan 29, 2025Updated last year
- Program uses cv2 to display many streams from cameras, web pages, local files☆13Jan 31, 2021Updated 5 years ago
- Playground for VGA projects on Tiny Tapeout☆80Aug 26, 2026Updated last month
- Java library for parsing and manipulating graph representations of gate-level Verilog netlists☆15Jan 9, 2017Updated 9 years ago
- Pristine is an open source repository in its original condition.☆11Jun 6, 2019Updated 7 years ago
- Circuit Automatic Characterization Engine☆58Feb 7, 2025Updated last year
- Python module containing verilog files for rocket cpu (for use with LiteX).☆14Sep 24, 2026Updated 3 weeks ago