Submission template for Tiny Tapeout 7 - Verilog HDL Projects
☆22May 30, 2024Updated 2 years ago
Alternatives and similar repositories for tt07-verilog-template
Users that are interested in tt07-verilog-template are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Skywaters 130nm Klayout PDK☆37Jan 29, 2025Updated last year
- World's first Nintendo 3DS emulator for Apple devices based on Citra.☆18Apr 7, 2023Updated 3 years ago
- Experimental Tiny Tapeout chip on IHP SG13G2 0.13 μm BiCMOS process☆19Mar 30, 2025Updated last year
- 12 bit SAR ADC for TinyTapeout 7☆15May 30, 2024Updated 2 years ago
- Design of miller compensated 2 stage opamp using open source SKY130PDK☆19Jun 18, 2025Updated last year
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- A small and simple rv32i core written in Verilog☆18Jul 29, 2022Updated 4 years ago
- Web browser from an alternate timeline☆14Jan 25, 2019Updated 7 years ago
- ☆41Jul 2, 2024Updated 2 years ago
- Submission template for Tiny Tapeout 6 - Verilog HDL Projects☆35May 3, 2024Updated 2 years ago
- ☆95Jan 15, 2025Updated last year
- Project 2.2 Frequency counter☆12May 30, 2025Updated last year
- ☆18Aug 26, 2026Updated last week
- This repository has educational purposes only. It is shown how to build a simple Object Detector from scratch using Tensorflow & Keras☆16Jan 14, 2024Updated 2 years ago
- Evolvable Hardware: Begin using the BitstreamEvolution Open Source Toolkit☆18May 28, 2026Updated 3 months ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- TinyQV - Crowdsourced Risc-V SoC☆39Aug 12, 2026Updated 3 weeks ago
- A tiny stivale/stivale2 bootloader☆13May 19, 2021Updated 5 years ago
- RFIC EM simulation: Create AWS Palace model from GDSII layout files☆66Updated this week
- Python tools for processing Verilog files☆10Dec 7, 2011Updated 14 years ago
- DHCP Client Daemon☆15Aug 30, 2026Updated last week
- ☆12Jul 20, 2022Updated 4 years ago
- (work in progress) single header platform layer and game dev library, public domain☆16Jul 8, 2020Updated 6 years ago
- Agile Hardware Design Course☆22Updated this week
- Approximate arithmetic circuits for FPGAs☆13Feb 19, 2020Updated 6 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- ☆20Mar 3, 2026Updated 6 months ago
- ☆11Nov 17, 2025Updated 9 months ago
- The SoC for the introduction to chip design course spring 2026☆20May 22, 2026Updated 3 months ago
- ☆11Jun 28, 2020Updated 6 years ago
- Analog and RF blocks on Skywaters 130nm☆11Jul 30, 2022Updated 4 years ago
- Implementation of Partially Parellel LDPC Code Decoder in Verilog☆15Jul 23, 2020Updated 6 years ago
- HDMI + GPU-pipeline + FFT☆14Mar 4, 2016Updated 10 years ago
- EM simulation scripts to simulate passive devices on Skywater 130nm open-source process. (Octave interface only for now)☆13Jan 7, 2024Updated 2 years ago
- Program uses cv2 to display many streams from cameras, web pages, local files☆13Jan 31, 2021Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Verilog VGA font generator 8 by 16 pixels☆16Mar 30, 2022Updated 4 years ago
- Circuit Automatic Characterization Engine☆58Feb 7, 2025Updated last year
- Pristine is an open source repository in its original condition.☆11Jun 6, 2019Updated 7 years ago
- Java library for parsing and manipulating graph representations of gate-level Verilog netlists☆15Jan 9, 2017Updated 9 years ago
- tree☆20Jul 3, 2022Updated 4 years ago
- Python module containing verilog files for rocket cpu (for use with LiteX).☆14May 26, 2026Updated 3 months ago
- ☆18Jan 31, 2020Updated 6 years ago