SinghCoder / Icarus_VerilogLinks
This repo contains code snippets written in verilog as part of course Computer Architecture of my university curriculum
☆54Updated 3 years ago
Alternatives and similar repositories for Icarus_Verilog
Users that are interested in Icarus_Verilog are comparing it to the libraries listed below
Sorting:
- Solution to COA LAB Assgn, IIT Kharagpur☆36Updated 6 years ago
- Software and Hardware models of Approximate Carry-Lookahead Adder with Intelligent Carry Judgement and Correction☆12Updated 3 years ago
- Contains the Lab Sheets and their Solutions of the Computer Architecture Course in BITS Pilani☆17Updated last year
- Verilog modules for beginners☆28Updated 3 years ago
- Design and Analysis of CMOS Inverter using the sky130 pdk and various open source tools☆115Updated 3 years ago
- Tutorial series on verilog with code examples. Contains basic verilog code implementations and concepts.☆59Updated 4 years ago
- Training Neural Networks using Analog circuits☆23Updated 4 years ago
- the project includes system design of a t intersection traffic light controller and its verilog code in vivado design suite.☆45Updated 5 years ago
- For aspiring hardware engineers out there.☆72Updated 5 months ago
- ☆60Updated 3 years ago
- An overview of TL-Verilog resources and projects☆81Updated 5 months ago
- This project was done as a part of RISC-V based MYTH (Microprocessor for you in Thirty Hours) workshop organized by Kunal Ghosh and Steve…☆79Updated last year
- A customized RISCV core made using verilog☆19Updated 4 years ago
- Project ideas list for Google Summer of Code.☆16Updated 6 months ago
- All the projects and assignments done as part of VLSI course.☆20Updated 4 years ago
- Image processing on FPGA using verilog☆23Updated 2 years ago
- Verilog Snippets for partial fulfilment of CS-F342 Computer Architecture,BITS Pilani☆17Updated 7 years ago
- "100 days of RTL" is a personal project to learn Verilog HDL RTL design in 100 days, using Xilinx Vivado☆90Updated 2 years ago
- ☆33Updated 3 years ago
- This project give overview of RTL to GDSII of universal shift register using OpenLane and Skywater130 PDK. OpenLane is an automated open-…☆11Updated 3 years ago
- This project was inspired by the efforts of Ben Eater to build an 8 bit computer on a breadboard. Even though this one was not built on a…☆56Updated 2 years ago
- The objective of this project was to design and implement a 5 stage pipeline CPU to support the RISC-V instruction architecture. This pip…☆27Updated 3 years ago
- SystemVerilog for ASIC/FPGA Design & Simulation, with Synopsys Tool Flow☆46Updated 4 months ago
- Physical Design Flow from RTL to GDS using Opensource tools.☆105Updated 4 years ago
- Digital Design verilog tricky problems having industry standards☆24Updated 5 years ago
- Gain an understanding of the fundamentals of Very Large-Scale Integration (VLSI), including how the theories and concepts can be applied …☆265Updated 3 months ago
- This repository is dedicated to exploring the practical aspects of analog electronic circuits and Analog VLSI design. It contains a colle…☆24Updated last year
- ☆17Updated 2 years ago
- opensource EDA tool flor VLSI design☆33Updated last year
- Accompanying live info and links for VLSI Design Systems and Redwood EDA "Microprocessor for You in Thirty Hours" Workshop☆93Updated 5 months ago