SinghCoder / Icarus_VerilogLinks
This repo contains code snippets written in verilog as part of course Computer Architecture of my university curriculum
☆54Updated 4 years ago
Alternatives and similar repositories for Icarus_Verilog
Users that are interested in Icarus_Verilog are comparing it to the libraries listed below
Sorting:
- Solution to COA LAB Assgn, IIT Kharagpur☆36Updated 6 years ago
- Contains the Lab Sheets and their Solutions of the Computer Architecture Course in BITS Pilani☆18Updated last year
- Tutorial series on verilog with code examples. Contains basic verilog code implementations and concepts.☆61Updated 5 years ago
- Verilog modules for beginners☆29Updated 3 years ago
- Design and Analysis of CMOS Inverter using the sky130 pdk and various open source tools☆124Updated 3 years ago
- Verilog Snippets for partial fulfilment of CS-F342 Computer Architecture,BITS Pilani☆17Updated 8 years ago
- All the projects and assignments done as part of VLSI course.☆20Updated 5 years ago
- ☆63Updated 4 years ago
- A customized RISCV core made using verilog☆19Updated 4 years ago
- This project was done as a part of RISC-V based MYTH (Microprocessor for you in Thirty Hours) workshop organized by Kunal Ghosh and Steve…☆81Updated 2 years ago
- SystemVerilog for ASIC/FPGA Design & Simulation, with Synopsys Tool Flow☆51Updated 8 months ago
- An overview of TL-Verilog resources and projects☆81Updated 8 months ago
- Project ideas list for Google Summer of Code.☆18Updated 10 months ago
- For aspiring hardware engineers out there.☆80Updated 9 months ago
- the project includes system design of a t intersection traffic light controller and its verilog code in vivado design suite.☆48Updated 5 years ago
- Image processing on FPGA using verilog☆25Updated 3 years ago
- Notes, codes and resources for the course Computer Organisation and Architecture, IIT Kharagpur☆11Updated 6 years ago
- Reconfigurable Computing Lab, DESE, Indian Institiute of Science☆30Updated 3 years ago
- ☆35Updated 4 years ago
- This repository is dedicated to exploring the practical aspects of analog electronic circuits and Analog VLSI design. It contains a colle…☆25Updated last year
- 100 Days of RTL☆403Updated last year
- ☆17Updated 2 years ago
- The objective of this project was to design and implement a 5 stage pipeline CPU to support the RISC-V instruction architecture. This pip…☆26Updated 4 years ago
- This project was inspired by the efforts of Ben Eater to build an 8 bit computer on a breadboard. Even though this one was not built on a…☆58Updated 3 years ago
- Gain an understanding of the fundamentals of Very Large-Scale Integration (VLSI), including how the theories and concepts can be applied …☆280Updated 6 months ago
- Physical Design Flow from RTL to GDS using Opensource tools.☆115Updated 5 years ago
- Exercises of the FPGA Prototyping By Verilog Examples book by Pong P. Chu☆23Updated 7 years ago
- RISC V core implementation using Verilog.☆28Updated 4 years ago
- Gain an introductory knowledge to the basics of SoC design and key skills required to implement a simple SoC on an FPGA, and write embedd…☆146Updated 2 months ago
- ☆117Updated last year