SinghCoder / Icarus_VerilogLinks
This repo contains code snippets written in verilog as part of course Computer Architecture of my university curriculum
☆54Updated 4 years ago
Alternatives and similar repositories for Icarus_Verilog
Users that are interested in Icarus_Verilog are comparing it to the libraries listed below
Sorting:
- Solution to COA LAB Assgn, IIT Kharagpur☆36Updated 7 years ago
- Contains the Lab Sheets and their Solutions of the Computer Architecture Course in BITS Pilani☆18Updated 2 years ago
- Tutorial series on verilog with code examples. Contains basic verilog code implementations and concepts.☆60Updated 5 years ago
- Verilog modules for beginners☆29Updated 3 years ago
- For aspiring hardware engineers out there.☆80Updated 9 months ago
- Verilog Snippets for partial fulfilment of CS-F342 Computer Architecture,BITS Pilani☆17Updated 8 years ago
- ☆63Updated 4 years ago
- Design and Analysis of CMOS Inverter using the sky130 pdk and various open source tools☆124Updated 3 years ago
- the project includes system design of a t intersection traffic light controller and its verilog code in vivado design suite.☆48Updated 5 years ago
- An overview of TL-Verilog resources and projects☆82Updated 2 weeks ago
- A classic 5-stage pipeline MIPS 32-bit processor. solve every hazard with stall☆57Updated 11 months ago
- This project was done as a part of RISC-V based MYTH (Microprocessor for you in Thirty Hours) workshop organized by Kunal Ghosh and Steve…☆81Updated 2 years ago
- All the projects and assignments done as part of VLSI course.☆20Updated 5 years ago
- Automatic Test Pattern Generation using PODEM algorithm☆15Updated 11 years ago
- This project was inspired by the efforts of Ben Eater to build an 8 bit computer on a breadboard. Even though this one was not built on a…☆59Updated 3 years ago
- Project ideas list for Google Summer of Code.☆18Updated 11 months ago
- Reconfigurable Computing Lab, DESE, Indian Institiute of Science☆29Updated 3 years ago
- Digital Design verilog tricky problems having industry standards☆28Updated 5 years ago
- Training Neural Networks using Analog circuits☆26Updated 5 years ago
- A customized RISCV core made using verilog☆19Updated 4 years ago
- This repository is dedicated to exploring the practical aspects of analog electronic circuits and Analog VLSI design. It contains a colle…☆25Updated last year
- ECE 3300 HDL Code☆61Updated 2 years ago
- RTL Synthesis for Fast Arithmetic circuits like Booth encoded Multipliers, Carry Save Adders, Fixed-Point and Floating-Point conversions,…☆19Updated 7 years ago
- 100 Days of RTL☆403Updated last year
- ☆17Updated 2 years ago
- RISC V core implementation using Verilog.☆28Updated 4 years ago
- Verilog Design Examples with self checking testbenches. Half Adder, Full Adder, Mux, ALU, D Flip Flop, Sequence Detector using Mealy mach…☆169Updated last year
- Verilog HDL files☆165Updated last year
- This repo provide an index of VLSI content creators and their materials☆162Updated last year
- This project give overview of RTL to GDSII of universal shift register using OpenLane and Skywater130 PDK. OpenLane is an automated open-…☆11Updated 3 years ago