SinghCoder / Icarus_VerilogLinks
This repo contains code snippets written in verilog as part of course Computer Architecture of my university curriculum
☆54Updated 4 years ago
Alternatives and similar repositories for Icarus_Verilog
Users that are interested in Icarus_Verilog are comparing it to the libraries listed below
Sorting:
- Solution to COA LAB Assgn, IIT Kharagpur☆36Updated 6 years ago
- Contains the Lab Sheets and their Solutions of the Computer Architecture Course in BITS Pilani☆18Updated last year
- Verilog modules for beginners☆29Updated 3 years ago
- Tutorial series on verilog with code examples. Contains basic verilog code implementations and concepts.☆61Updated 5 years ago
- ☆64Updated 4 years ago
- All the projects and assignments done as part of VLSI course.☆20Updated 5 years ago
- Design and Analysis of CMOS Inverter using the sky130 pdk and various open source tools☆119Updated 3 years ago
- Verilog Snippets for partial fulfilment of CS-F342 Computer Architecture,BITS Pilani☆17Updated 8 years ago
- For aspiring hardware engineers out there.☆78Updated 8 months ago
- A customized RISCV core made using verilog☆19Updated 4 years ago
- Software and Hardware models of Approximate Carry-Lookahead Adder with Intelligent Carry Judgement and Correction☆12Updated 3 years ago
- An overview of TL-Verilog resources and projects☆81Updated 7 months ago
- Image processing on FPGA using verilog☆25Updated 2 years ago
- Course project of Computer Architecture, designed by single-cycle datapath. The verilog code could be completely compiled by Quartus II.☆27Updated 4 years ago
- Project ideas list for Google Summer of Code.☆17Updated 9 months ago
- This project was done as a part of RISC-V based MYTH (Microprocessor for you in Thirty Hours) workshop organized by Kunal Ghosh and Steve…☆81Updated 2 years ago
- 100 Days of RTL☆402Updated last year
- Repository of problems and solutions of labsheets used for Data Structures and Algorithms (CS F211) in Semester 2, 2020-21 at BITS Pilani…☆27Updated 4 years ago
- Digital Design verilog tricky problems having industry standards☆26Updated 5 years ago
- SystemVerilog for ASIC/FPGA Design & Simulation, with Synopsys Tool Flow☆49Updated 7 months ago
- Gain an understanding of the fundamentals of Very Large-Scale Integration (VLSI), including how the theories and concepts can be applied …☆275Updated 5 months ago
- This project give overview of RTL to GDSII of universal shift register using OpenLane and Skywater130 PDK. OpenLane is an automated open-…☆11Updated 3 years ago
- RISC V core implementation using Verilog.☆28Updated 4 years ago
- A classic 5-stage pipeline MIPS 32-bit processor. solve every hazard with stall☆54Updated 10 months ago
- ☆17Updated 2 years ago
- Various RTL design blocks along with verification testbenches with SVAs. Designed using SystemVerilog☆25Updated 3 years ago
- Reconfigurable Computing Lab, DESE, Indian Institiute of Science☆30Updated 3 years ago
- RTL Synthesis for Fast Arithmetic circuits like Booth encoded Multipliers, Carry Save Adders, Fixed-Point and Floating-Point conversions,…☆17Updated 7 years ago
- Verilog Design Examples with self checking testbenches. Half Adder, Full Adder, Mux, ALU, D Flip Flop, Sequence Detector using Mealy mach…☆165Updated last year
- FPGA Projects written using SystemVerilog, Verilog, and VHDL are put here in seperate folders.☆19Updated 8 years ago