Alternatives and similar repositories for Icarus_Verilog:

Users that are interested in Icarus_Verilog are comparing it to the libraries listed below

• UtkarshPathrabe / Computer-Architecture-Lab-Solutions-BITS-Pilani
  Contains the Lab Sheets and their Solutions of the Computer Architecture Course in BITS Pilani
  ☆18Updated last year
• vedic-partap / Computer-Organization-and-Architecture-LAB
  Solution to COA LAB Assgn, IIT Kharagpur
  ☆35Updated 6 years ago
• deepvyas / Verilog-Snippets
  Verilog Snippets for partial fulfilment of CS-F342 Computer Architecture,BITS Pilani
  ☆17Updated 7 years ago
• ashishrana160796 / verilog-starter-tutorials
  Tutorial series on verilog with code examples. Contains basic verilog code implementations and concepts.
  ☆56Updated 4 years ago
• aklsh / getting-started-with-verilog
  Verilog modules for beginners
  ☆24Updated 2 years ago
• SubZer0811 / VLSI
  All the projects and assignments done as part of VLSI course.
  ☆18Updated 4 years ago
• bitsacm / Slack-Stock-DAG
  This repository holds a list of cool resources for Silica.
  ☆96Updated 3 years ago
• D-curs-D / Inverter-design-and-analysis-using-sky130pdk
  Design and Analysis of CMOS Inverter using the sky130 pdk and various open source tools
  ☆107Updated 2 years ago
• TheSUPERCD / 8bit_MicroComputer_Verilog
  This project was inspired by the efforts of Ben Eater to build an 8 bit computer on a breadboard. Even though this one was not built on a…
  ☆53Updated 2 years ago
• Arjun-Narula / Traffic-Light-Controller-using-Verilog
  the project includes system design of a t intersection traffic light controller and its verilog code in vivado design suite.
  ☆41Updated 4 years ago
• geckods / DSA-Lab
  My solutions for DSA Lab at BITS Pilani, Pilani Campus, Semester 2, 2018-2019
  ☆31Updated 2 years ago
• digital-design-hq / Digital-Resources
  ☆54Updated 3 years ago
• mikinty / Hardware-Engineer-Interview-Questions
  For aspiring hardware engineers out there.
  ☆59Updated 2 years ago
• UndefeatedSunny / VLSI-Interview-Questions
  Digital Design verilog tricky problems having industry standards
  ☆22Updated 4 years ago
• siddu1998 / Graduate-Admissions
  Repository containing SoPs and other reference material for Graduate admission process.
  ☆273Updated 2 years ago
• sarthak268 / Embedded_Logic_and_Design
  This repository contains all labs done as a part of the Embedded Logic and Design course.
  ☆23Updated 6 years ago
• shubhMaheshwari / Assignment
  All the assignments solved as a student of IIIT
  ☆103Updated 4 years ago
• itsShnik / COA
  Notes, codes and resources for the course Computer Organisation and Architecture, IIT Kharagpur
  ☆10Updated 5 years ago
• wncc / CodeInQuarantine
  ☆115Updated 3 years ago
• maze1377 / pipeline-mips-verilog
  A classic 5-stage pipeline MIPS 32-bit processor. solve every hazard with stall
  ☆38Updated last month
• snbk001 / Verilog-Design-Examples
  Verilog Design Examples with self checking testbenches. Half Adder, Full Adder, Mux, ALU, D Flip Flop, Sequence Detector using Mealy mach…
  ☆108Updated last year
• mihir8181 / VerilogHDL-Codes
  Synthesizable Verilog Source Codes(DUT), Test-bench and Simulation Results.
  ☆34Updated 5 years ago
• Prananya123 / RTL-Coding
  ☆22Updated last year
• jaybee-117 / Verilog_Codes
  All of my Verilog_HDL codes
  ☆11Updated 3 years ago
• Nirvan007 / Analog_Electronics
  This repository is dedicated to exploring the practical aspects of analog electronic circuits and Analog VLSI design. It contains a colle…
  ☆22Updated 9 months ago
• srimanthtenneti / Hell_Fire_SoC_Demo
  ☆19Updated 4 months ago
• avashist003 / SystemVerilog_Design_Verification
  Various RTL design blocks along with verification testbenches with SVAs. Designed using SystemVerilog
  ☆25Updated 2 years ago
• sudhamshu091 / Single-Cycle-Risc-Processor-32-bit-Verilog
  Single Cycle RISC MIPS Processor
  ☆32Updated 3 years ago
• adibis / Interrupt_Controller
  An 8 input interrupt controller written in Verilog.
  ☆25Updated 12 years ago
• SkillSurf / systemverilog
  SystemVerilog for ASIC/FPGA Design & Simulation, with Synopsys Tool Flow
  ☆34Updated this week