This repo contains code snippets written in verilog as part of course Computer Architecture of my university curriculum
☆56Nov 27, 2021Updated 4 years ago
Alternatives and similar repositories for Icarus_Verilog
Users that are interested in Icarus_Verilog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Compiler in C for a custom language☆14Feb 20, 2021Updated 5 years ago
- Contains the Lab Sheets and their Solutions of the Computer Architecture Course in BITS Pilani☆19Jan 6, 2024Updated 2 years ago
- verification of the basic router protocol with UVM testbech //INCLUDED WITH RTL☆15Jan 4, 2019Updated 7 years ago
- Verilog Snippets for partial fulfilment of CS-F342 Computer Architecture,BITS Pilani☆17Nov 17, 2017Updated 8 years ago
- Architectural design of data router in verilog☆33Dec 29, 2019Updated 6 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Final Project for my course in Advanced Verification with SystemVerilog OOP☆22Dec 17, 2021Updated 4 years ago
- Maven Silicon Project☆19Oct 13, 2018Updated 7 years ago
- Research Interan@BARC FPGA based High-Throughput Generic ECC Implementation in Binary Extension Field☆23Feb 20, 2017Updated 9 years ago
- Computer Architecture -VLSI -Verilog Codes-Xilinx-Irsim☆13May 8, 2021Updated 4 years ago
- Asynchronous fifo in verilog☆38Mar 20, 2016Updated 10 years ago
- Versatile framework for multi-party computation on the web. Based on the implementation of MP-SPDZ.☆16Aug 13, 2025Updated 8 months ago
- Project 2.2 Frequency counter☆12May 30, 2025Updated 11 months ago
- Examples of unions, interfaces, and assertions in SystemVerilog☆13Aug 31, 2013Updated 12 years ago
- A set of yasnippets for emacs that assist with SystemVerilog☆11Nov 25, 2011Updated 14 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Solution to COA LAB Assgn, IIT Kharagpur☆37Jan 10, 2019Updated 7 years ago
- ☆19Oct 20, 2025Updated 6 months ago
- A (to be) complete toolbox for competitive programmers☆10Oct 10, 2019Updated 6 years ago
- - A 1X3 Router (capable of routing the data packets to three different clients form a single source network) was designed, including a re…☆11Jun 3, 2019Updated 6 years ago
- All of my Verilog_HDL codes☆11Apr 5, 2021Updated 5 years ago
- Contains basic examples for understanding Java concepts.☆25Mar 21, 2020Updated 6 years ago
- Python tools for processing Verilog files☆10Dec 7, 2011Updated 14 years ago
- Cebinae: Scalable In-network Fairness Augmentation (SIGCOMM 2022)☆22Jul 2, 2022Updated 3 years ago
- Course project of Computer Architecture, designed by single-cycle datapath. The verilog code could be completely compiled by Quartus II.☆30Feb 14, 2021Updated 5 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Our first MPC program (aka: MP-SPDZ by a dummy)☆18Nov 13, 2023Updated 2 years ago
- Finds average exp per encounter of Pokemon areas☆18Sep 10, 2025Updated 7 months ago
- my UVM training projects☆37Mar 14, 2019Updated 7 years ago
- ES-203 Computer Organization & Architecture CNN on FPGA board☆18Feb 23, 2022Updated 4 years ago
- This repository documents the learning from VSD "RTL Design Using Verilog With SKY130 Technology" workshop☆42Jun 6, 2021Updated 4 years ago
- ☆31Aug 8, 2020Updated 5 years ago
- Not All Patches Are Equal: Hierarchical Dataset Condensation for Single Image Super-Resolution☆11May 7, 2024Updated last year
- Verilog HDL implementation of an ECHO machine and an FIR filter that filters out a specific noise. More details provided in individual fi…☆10Aug 25, 2019Updated 6 years ago
- learning VHDL☆12Jul 1, 2014Updated 11 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ☆38Jul 12, 2025Updated 9 months ago
- Verilog language support in Atom☆18Jun 30, 2019Updated 6 years ago
- An MIPS pipelined processor with hazard detection for the course VE370 (FA2020) at UMJI.☆11Dec 28, 2020Updated 5 years ago
- Vehicle templates with multibody suspension and electric powertrain sized for Formula Student competitions.☆21Apr 17, 2026Updated 2 weeks ago
- Multimedia SoC Design with Specialization on Application Acceleration with High-Level-Synthesis [2020 Fall]☆12Jun 15, 2021Updated 4 years ago
- Java library for parsing and manipulating graph representations of gate-level Verilog netlists☆15Jan 9, 2017Updated 9 years ago
- Simple design for 16x2 OLED Character Display using the US2066 chip☆13Apr 20, 2023Updated 3 years ago