SinghCoder / Icarus_VerilogLinks
This repo contains code snippets written in verilog as part of course Computer Architecture of my university curriculum
☆53Updated 3 years ago
Alternatives and similar repositories for Icarus_Verilog
Users that are interested in Icarus_Verilog are comparing it to the libraries listed below
Sorting:
- Solution to COA LAB Assgn, IIT Kharagpur☆36Updated 6 years ago
- Design and Analysis of CMOS Inverter using the sky130 pdk and various open source tools☆119Updated 3 years ago
- Contains the Lab Sheets and their Solutions of the Computer Architecture Course in BITS Pilani☆17Updated last year
- Tutorial series on verilog with code examples. Contains basic verilog code implementations and concepts.☆59Updated 4 years ago
- All the projects and assignments done as part of VLSI course.☆20Updated 5 years ago
- Project ideas list for Google Summer of Code.☆16Updated 8 months ago
- Software and Hardware models of Approximate Carry-Lookahead Adder with Intelligent Carry Judgement and Correction☆12Updated 3 years ago
- Verilog modules for beginners☆29Updated 3 years ago
- the project includes system design of a t intersection traffic light controller and its verilog code in vivado design suite.☆45Updated 5 years ago
- ☆61Updated 3 years ago
- ☆35Updated 3 years ago
- A customized RISCV core made using verilog☆19Updated 4 years ago
- RISC V core implementation using Verilog.☆27Updated 4 years ago
- An overview of TL-Verilog resources and projects☆81Updated 6 months ago
- For aspiring hardware engineers out there.☆76Updated 7 months ago
- ☆17Updated 2 years ago
- This project was inspired by the efforts of Ben Eater to build an 8 bit computer on a breadboard. Even though this one was not built on a…☆58Updated 2 years ago
- This project was done as a part of RISC-V based MYTH (Microprocessor for you in Thirty Hours) workshop organized by Kunal Ghosh and Steve…☆80Updated last year
- Verilog Snippets for partial fulfilment of CS-F342 Computer Architecture,BITS Pilani☆17Updated 7 years ago
- The objective of this project was to design and implement a 5 stage pipeline CPU to support the RISC-V instruction architecture. This pip…☆26Updated 3 years ago
- This project give overview of RTL to GDSII of universal shift register using OpenLane and Skywater130 PDK. OpenLane is an automated open-…☆11Updated 3 years ago
- Synthesizable Verilog Source Codes(DUT), Test-bench and Simulation Results.☆39Updated 6 years ago
- Training Neural Networks using Analog circuits☆24Updated 4 years ago
- Reconfigurable Computing Lab, DESE, Indian Institiute of Science☆30Updated 3 years ago
- A classic 5-stage pipeline MIPS 32-bit processor. solve every hazard with stall☆53Updated 8 months ago
- RTL Synthesis for Fast Arithmetic circuits like Booth encoded Multipliers, Carry Save Adders, Fixed-Point and Floating-Point conversions,…☆19Updated 6 years ago
- 5 stage pipeline implementation of RISC-V 32I Processor.☆10Updated 10 months ago
- "100 days of RTL" is a personal project to learn Verilog HDL RTL design in 100 days, using Xilinx Vivado☆96Updated 2 years ago
- ☆116Updated last year
- opensource EDA tool flor VLSI design☆35Updated 2 years ago