SinghCoder / Icarus_VerilogLinks
This repo contains code snippets written in verilog as part of course Computer Architecture of my university curriculum
☆53Updated 3 years ago
Alternatives and similar repositories for Icarus_Verilog
Users that are interested in Icarus_Verilog are comparing it to the libraries listed below
Sorting:
- Solution to COA LAB Assgn, IIT Kharagpur☆36Updated 6 years ago
- Contains the Lab Sheets and their Solutions of the Computer Architecture Course in BITS Pilani☆17Updated last year
- Tutorial series on verilog with code examples. Contains basic verilog code implementations and concepts.☆58Updated 4 years ago
- All of my Verilog_HDL codes☆11Updated 4 years ago
- Notes, codes and resources for the course Computer Organisation and Architecture, IIT Kharagpur☆10Updated 5 years ago
- Verilog Snippets for partial fulfilment of CS-F342 Computer Architecture,BITS Pilani☆17Updated 7 years ago
- Design and Analysis of CMOS Inverter using the sky130 pdk and various open source tools☆110Updated 3 years ago
- ☆22Updated 2 years ago
- All the projects and assignments done as part of VLSI course.☆19Updated 4 years ago
- Verilog modules for beginners☆28Updated 3 years ago
- Architectural design of data router in verilog☆31Updated 5 years ago
- My solutions for DSA Lab at BITS Pilani, Pilani Campus, Semester 2, 2018-2019☆30Updated 3 years ago
- This project was inspired by the efforts of Ben Eater to build an 8 bit computer on a breadboard. Even though this one was not built on a…☆57Updated 2 years ago
- ☆59Updated 3 years ago
- This repository is dedicated to exploring the practical aspects of analog electronic circuits and Analog VLSI design. It contains a colle…☆23Updated last year
- the project includes system design of a t intersection traffic light controller and its verilog code in vivado design suite.☆42Updated 4 years ago
- This repo provide an index of VLSI content creators and their materials☆150Updated 10 months ago
- Digital Design verilog tricky problems having industry standards☆23Updated 4 years ago
- An overview of TL-Verilog resources and projects☆81Updated 2 months ago
- opensource EDA tool flor VLSI design☆33Updated last year
- Software and Hardware models of Approximate Carry-Lookahead Adder with Intelligent Carry Judgement and Correction☆12Updated 3 years ago
- Project ideas list for Google Summer of Code.☆15Updated 4 months ago
- Various RTL design blocks along with verification testbenches with SVAs. Designed using SystemVerilog☆25Updated 2 years ago
- "100 days of RTL" is a personal project to learn Verilog HDL RTL design in 100 days, using Xilinx Vivado☆80Updated last year
- For aspiring hardware engineers out there.☆68Updated 3 months ago
- A classic 5-stage pipeline MIPS 32-bit processor. solve every hazard with stall☆49Updated 4 months ago
- ☆17Updated 2 years ago
- ☆16Updated 2 years ago
- Advanced encryption standard (AES128, AES192, AES256) Encryption and Decryption Implementation in Verilog HDL☆101Updated 2 years ago
- This repository holds a list of cool resources for Silica.☆96Updated 3 years ago