Alternatives and similar repositories for Icarus_Verilog:

Users that are interested in Icarus_Verilog are comparing it to the libraries listed below

• vedic-partap / Computer-Organization-and-Architecture-LAB
  Solution to COA LAB Assgn, IIT Kharagpur
  ☆36Updated 6 years ago
• UtkarshPathrabe / Computer-Architecture-Lab-Solutions-BITS-Pilani
  Contains the Lab Sheets and their Solutions of the Computer Architecture Course in BITS Pilani
  ☆18Updated last year
• deepvyas / Verilog-Snippets
  Verilog Snippets for partial fulfilment of CS-F342 Computer Architecture,BITS Pilani
  ☆17Updated 7 years ago
• ashishrana160796 / verilog-starter-tutorials
  Tutorial series on verilog with code examples. Contains basic verilog code implementations and concepts.
  ☆57Updated 4 years ago
• Arjun-Narula / Traffic-Light-Controller-using-Verilog
  the project includes system design of a t intersection traffic light controller and its verilog code in vivado design suite.
  ☆42Updated 4 years ago
• TheSUPERCD / 8bit_MicroComputer_Verilog
  This project was inspired by the efforts of Ben Eater to build an 8 bit computer on a breadboard. Even though this one was not built on a…
  ☆55Updated 2 years ago
• SubZer0811 / VLSI
  All the projects and assignments done as part of VLSI course.
  ☆18Updated 4 years ago
• adibis / Interrupt_Controller
  An 8 input interrupt controller written in Verilog.
  ☆26Updated 13 years ago
• semiDESIgner / 50daysRTLcode
  ☆17Updated 2 years ago
• SkillSurf / systemverilog
  SystemVerilog for ASIC/FPGA Design & Simulation, with Synopsys Tool Flow
  ☆35Updated 2 weeks ago
• ekb0412 / 100DaysofRTL
  "100 days of RTL" is a personal project to learn Verilog HDL RTL design in 100 days, using Xilinx Vivado
  ☆75Updated last year
• abhowmick22 / atpg-PODEM
  Automatic Test Pattern Generation using PODEM algorithm
  ☆13Updated 10 years ago
• itsShnik / COA
  Notes, codes and resources for the course Computer Organisation and Architecture, IIT Kharagpur
  ☆10Updated 5 years ago
• shobro / ACLA
  Software and Hardware models of Approximate Carry-Lookahead Adder with Intelligent Carry Judgement and Correction
  ☆12Updated 3 years ago
• KshitijLakhani / VLSI_Verilog_Projects
  RTL Synthesis for Fast Arithmetic circuits like Booth encoded Multipliers, Carry Save Adders, Fixed-Point and Floating-Point conversions,…
  ☆13Updated 6 years ago
• merledu / Google-Summer-of-Code
  Project ideas list for Google Summer of Code.
  ☆15Updated 2 months ago
• maze1377 / pipeline-mips-verilog
  A classic 5-stage pipeline MIPS 32-bit processor. solve every hazard with stall
  ☆43Updated 2 months ago
• D-curs-D / Inverter-design-and-analysis-using-sky130pdk
  Design and Analysis of CMOS Inverter using the sky130 pdk and various open source tools
  ☆110Updated 2 years ago
• vritrv / ROUTER-1X3-RTL-DESIGN
  Architectural design of data router in verilog
  ☆29Updated 5 years ago
• sarthak268 / Embedded_Logic_and_Design
  This repository contains all labs done as a part of the Embedded Logic and Design course.
  ☆23Updated 6 years ago
• aklsh / getting-started-with-verilog
  Verilog modules for beginners
  ☆27Updated 2 years ago
• Prananya123 / RTL-Coding
  ☆22Updated last year
• UndefeatedSunny / VLSI-Interview-Questions
  Digital Design verilog tricky problems having industry standards
  ☆22Updated 4 years ago
• avashist003 / SystemVerilog_Design_Verification
  Various RTL design blocks along with verification testbenches with SVAs. Designed using SystemVerilog
  ☆25Updated 2 years ago
• Nirvan007 / Analog_Electronics
  This repository is dedicated to exploring the practical aspects of analog electronic circuits and Analog VLSI design. It contains a colle…
  ☆23Updated 10 months ago
• Devipriya1921 / Traffic-Light-Controller-using-Verilog
  Verilog Project
  ☆10Updated 3 years ago
• fayizferosh / yosys-tcl-ui-report
  5 Day TCL begginer to advanced training workshop by VSD
  ☆17Updated last year
• rajdeep66 / edaBundle_whyRD
  opensource EDA tool flor VLSI design
  ☆32Updated last year
• mongrelgem / Verilog-Adders
  Implementing Different Adder Structures in Verilog
  ☆65Updated 5 years ago
• cepdnaclk / e16-co502-RV32IM-pipeline-implementation-group1
  The objective of this project was to design and implement a 5 stage pipeline CPU to support the RISC-V instruction architecture. This pip…
  ☆24Updated 3 years ago