A very simple computer written in Verilog, with a Python test bench
☆20Jun 27, 2018Updated 8 years ago
Alternatives and similar repositories for SAP
Users that are interested in SAP are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Project 2.2 Frequency counter☆12May 30, 2025Updated last year
- ☆18Jul 9, 2026Updated last month
- "mmult" example using SDSoC for PYNQ board☆11Feb 23, 2017Updated 9 years ago
- Python tools for processing Verilog files☆10Dec 7, 2011Updated 14 years ago
- Approximate arithmetic circuits for FPGAs☆13Feb 19, 2020Updated 6 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Hardware Implementation of Sigmoid Function using verilog HDL☆16Dec 16, 2019Updated 6 years ago
- Implementation of Partially Parellel LDPC Code Decoder in Verilog☆15Jul 23, 2020Updated 6 years ago
- HDMI + GPU-pipeline + FFT☆14Mar 4, 2016Updated 10 years ago
- Java library for parsing and manipulating graph representations of gate-level Verilog netlists☆15Jan 9, 2017Updated 9 years ago
- Python module containing verilog files for rocket cpu (for use with LiteX).☆14May 26, 2026Updated 2 months ago
- Wishbone bridge over SPI☆11Nov 13, 2019Updated 6 years ago
- A small and simple rv32i core written in Verilog☆18Jul 29, 2022Updated 4 years ago
- Convert Verilog to a Hardcaml design☆22Jul 10, 2026Updated last month
- Controller module for RISC-V core CI/CD☆18Jul 13, 2026Updated last month
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- ZX80/81 implementation for the Ulx3s☆12May 4, 2022Updated 4 years ago
- 16QAM modulation and demodulation by Verilog☆20Jan 4, 2021Updated 5 years ago
- Speech recognition demo (Tensorflow + Keras + CNN) for spoken numbers.☆16Dec 23, 2017Updated 8 years ago
- A Javascript library for generating blocks for the ICEstudio FPGA development environment☆10Jul 31, 2018Updated 8 years ago
- Submission template for Tiny Tapeout 8 - Verilog HDL Projects☆18Jul 12, 2024Updated 2 years ago
- A curated list of awesome frameworks, libraries and software for the V language.☆12Jul 4, 2019Updated 7 years ago
- An open source SDR SDRAM controller based on the AXI4 bus and verified by FPGA and tapeout. It can support memory particles of different …☆22May 12, 2025Updated last year
- Submission template for Tiny Tapeout 7 - Verilog HDL Projects☆22May 30, 2024Updated 2 years ago
- A pipelined brainfuck softcore in Verilog☆20Aug 5, 2014Updated 12 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ☆20Oct 1, 2018Updated 7 years ago
- Verilog Model for W25Q128JVxIM Serial Flash Memory☆18Jun 7, 2020Updated 6 years ago
- ☆21May 31, 2016Updated 10 years ago
- A feature complete emscripten "port" of the Wren virtual machine.☆13May 23, 2019Updated 7 years ago
- My Solution to chapter exercises for Digital Design 6e - With Introduction to The Verilog HDL, VHDL and System Verilog☆22Mar 12, 2020Updated 6 years ago
- 8x8 monochrome bitmap fonts for rendering. Implemented in Rust.☆18Apr 5, 2021Updated 5 years ago
- Verilog-A Preisach ferroelectric cap (PFECAP) simulation model for FET☆31Feb 16, 2020Updated 6 years ago
- Bitstream to Verilog decompiler for Lattice FPGA ECP5 chip.☆22Oct 10, 2021Updated 4 years ago
- HDL code for a complex multiplier with AXI stream interface☆17Mar 18, 2026Updated 4 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- FPGA tutorial☆22Oct 3, 2020Updated 5 years ago
- ☆16Apr 25, 2022Updated 4 years ago
- An FPGA implementation of a classic 80ies speech synthesizer. Done for the Retro Challenge 2017/10.☆82May 2, 2019Updated 7 years ago
- ...☆14Apr 6, 2018Updated 8 years ago
- a simple MC68008-based microcomputer☆15Nov 13, 2021Updated 4 years ago
- PLEASE MOVE TO PAWSv2☆16Feb 2, 2022Updated 4 years ago
- Network-on-Chip simulator (Booksim) with hooks for co-simulating RTL designs in Verilog.☆25Nov 2, 2015Updated 10 years ago