EnigmaCurry / SAPLinks
A very simple computer written in Verilog, with a Python test bench
☆18Updated 6 years ago
Alternatives and similar repositories for SAP
Users that are interested in SAP are comparing it to the libraries listed below
Sorting:
- Tools for FPGA development.☆45Updated this week
- A simple three-stage RISC-V CPU☆23Updated 4 years ago
- Featherweight RISC-V implementation☆52Updated 3 years ago
- ☆45Updated last year
- Documenting the Lattice ECP5 bit-stream format.☆55Updated 2 years ago
- Export netlists from Yosys to DigitalJS☆51Updated last year
- A bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems☆43Updated 2 years ago
- Small Processing Unit 32: A compact RV32I CPU written in Verilog☆69Updated 3 years ago
- A CPU on an FPGA that you can play Zork on