A very simple computer written in Verilog, with a Python test bench
☆20Jun 27, 2018Updated 7 years ago
Alternatives and similar repositories for SAP
Users that are interested in SAP are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- "mmult" example using SDSoC for PYNQ board☆11Feb 23, 2017Updated 9 years ago
- gridder is a simple interactive grid generation tool for creating 2D and 3D orthogonal grids. Used at Los Alamos National Laboratory (EES…☆18Apr 25, 2019Updated 7 years ago
- Approximate arithmetic circuits for FPGAs☆13Feb 19, 2020Updated 6 years ago
- Electric Circuits Domain for webGME☆17Mar 30, 2023Updated 3 years ago
- ☆13Mar 31, 2023Updated 3 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Simple, easy to build Arduino based light painter☆17Oct 31, 2015Updated 10 years ago
- Hardware Implementation of Sigmoid Function using verilog HDL☆16Dec 16, 2019Updated 6 years ago
- Generate nifty images using chaotic systems.☆13Aug 4, 2017Updated 8 years ago
- Java library for parsing and manipulating graph representations of gate-level Verilog netlists☆15Jan 9, 2017Updated 9 years ago
- SDRAM controller optimized to a memory bandwidth of 316MB/s☆30Aug 16, 2021Updated 4 years ago
- A small and simple rv32i core written in Verilog☆18Jul 29, 2022Updated 3 years ago
- Wishbone bridge over SPI☆11Nov 13, 2019Updated 6 years ago
- Python module containing verilog files for rocket cpu (for use with LiteX).☆14May 26, 2026Updated 2 weeks ago
- My progress doing Coursera' Data Structures and Algorithms Specialization☆12Mar 15, 2021Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Schoko Computer☆11Jun 7, 2023Updated 3 years ago
- Fast Linear Regression in C☆11Oct 19, 2019Updated 6 years ago
- HDMI + GPU-pipeline + FFT☆14Mar 4, 2016Updated 10 years ago
- Convert Verilog to a Hardcaml design☆22May 18, 2026Updated 3 weeks ago
- Verilog Model for W25Q128JVxIM Serial Flash Memory☆18Jun 7, 2020Updated 6 years ago
- ZX80/81 implementation for the Ulx3s☆12May 4, 2022Updated 4 years ago
- An Edit Version of darknet, and this version you can train and predict on your own datasets! more easily!☆14Dec 28, 2016Updated 9 years ago
- A curated list of awesome frameworks, libraries and software for the V language.☆12Jul 4, 2019Updated 6 years ago
- A Javascript library for generating blocks for the ICEstudio FPGA development environment☆10Jul 31, 2018Updated 7 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- A Python interface to the NASA Glenn Thermodynamic Database supporting simple gas property evaluation.☆18Mar 12, 2026Updated 3 months ago
- NSCSCC “龙芯杯” 2024 个人赛 LoongArch 赛道三等奖☆18Aug 17, 2024Updated last year
- Submission template for Tiny Tapeout 8 - Verilog HDL Projects☆18Jul 12, 2024Updated last year
- An open source SDR SDRAM controller based on the AXI4 bus and verified by FPGA and tapeout. It can support memory particles of different …☆22May 12, 2025Updated last year
- This is where I keep the code I use for my programming tutorials/articles.☆19May 10, 2022Updated 4 years ago
- A Verilog parser for Haskell.☆37Jul 6, 2021Updated 4 years ago
- A library for parsing Gerbers☆20Apr 17, 2026Updated last month
- Noir Computer☆16Jul 19, 2023Updated 2 years ago
- Zucker SOC☆16Jun 11, 2025Updated last year
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Controller module for RISC-V core CI/CD☆17May 23, 2025Updated last year
- 16QAM modulation and demodulation by Verilog☆21Jan 4, 2021Updated 5 years ago
- Submission template for Tiny Tapeout 7 - Verilog HDL Projects☆22May 30, 2024Updated 2 years ago
- My Solution to chapter exercises for Digital Design 6e - With Introduction to The Verilog HDL, VHDL and System Verilog☆21Mar 12, 2020Updated 6 years ago
- https://pypi.python.org/pypi/Verilog_VCD☆22Mar 16, 2017Updated 9 years ago
- A feature complete emscripten "port" of the Wren virtual machine.☆13May 23, 2019Updated 7 years ago
- C++ template meta-programmable framework for authoring Pintools☆37Apr 1, 2020Updated 6 years ago