A very simple computer written in Verilog, with a Python test bench
☆20Jun 27, 2018Updated 8 years ago
Alternatives and similar repositories for SAP
Users that are interested in SAP are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Project 2.2 Frequency counter☆12May 30, 2025Updated last year
- ☆18Aug 26, 2026Updated last week
- Python tools for processing Verilog files☆10Dec 7, 2011Updated 14 years ago
- Approximate arithmetic circuits for FPGAs☆13Feb 19, 2020Updated 6 years ago
- Hardware Implementation of Sigmoid Function using verilog HDL☆16Dec 16, 2019Updated 6 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Implementation of Partially Parellel LDPC Code Decoder in Verilog☆15Jul 23, 2020Updated 6 years ago
- HDMI + GPU-pipeline + FFT☆14Mar 4, 2016Updated 10 years ago
- Generate nifty images using chaotic systems.☆13Aug 4, 2017Updated 9 years ago
- Java library for parsing and manipulating graph representations of gate-level Verilog netlists☆15Jan 9, 2017Updated 9 years ago
- SDRAM controller optimized to a memory bandwidth of 316MB/s☆31Aug 16, 2021Updated 5 years ago
- Python module containing verilog files for rocket cpu (for use with LiteX).☆14May 26, 2026Updated 3 months ago
- Fast Linear Regression in C☆11Oct 19, 2019Updated 6 years ago
- A small and simple rv32i core written in Verilog☆18Jul 29, 2022Updated 4 years ago
- Convert Verilog to a Hardcaml design☆22Jul 10, 2026Updated last month
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Controller module for RISC-V core CI/CD☆18Jul 13, 2026Updated last month
- ZX80/81 implementation for the Ulx3s☆12May 4, 2022Updated 4 years ago
- 16QAM modulation and demodulation by Verilog☆20Jan 4, 2021Updated 5 years ago
- Electric Circuits Domain for webGME☆17Mar 30, 2023Updated 3 years ago
- A Javascript library for generating blocks for the ICEstudio FPGA development environment☆10Jul 31, 2018Updated 8 years ago
- Submission template for Tiny Tapeout 8 - Verilog HDL Projects☆18Jul 12, 2024Updated 2 years ago
- A curated list of awesome frameworks, libraries and software for the V language.☆12Jul 4, 2019Updated 7 years ago
- An open source SDR SDRAM controller based on the AXI4 bus and verified by FPGA and tapeout. It can support memory particles of different …☆22May 12, 2025Updated last year
- A library for parsing Gerbers☆21Apr 17, 2026Updated 4 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Noir Computer☆15Jul 19, 2023Updated 3 years ago
- Simple, easy to build Arduino based light painter☆17Oct 31, 2015Updated 10 years ago
- https://pypi.python.org/pypi/Verilog_VCD☆22Mar 16, 2017Updated 9 years ago
- Verilog Model for W25Q128JVxIM Serial Flash Memory☆18Jun 7, 2020Updated 6 years ago
- A feature complete emscripten "port" of the Wren virtual machine.☆13May 23, 2019Updated 7 years ago
- ☆15Jun 8, 2016Updated 10 years ago
- My Solution to chapter exercises for Digital Design 6e - With Introduction to The Verilog HDL, VHDL and System Verilog☆24Mar 12, 2020Updated 6 years ago
- 8x8 monochrome bitmap fonts for rendering. Implemented in Rust.☆18Apr 5, 2021Updated 5 years ago
- Verilog-A Preisach ferroelectric cap (PFECAP) simulation model for FET☆31Feb 16, 2020Updated 6 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- yocto is a minimalistic ncurses-based text editor. It is smaller than pico and nano.☆24Feb 28, 2013Updated 13 years ago
- Bitstream to Verilog decompiler for Lattice FPGA ECP5 chip.☆22Oct 10, 2021Updated 4 years ago
- All design files for the Qduino Mini - funded on Kickstarter in March 2015☆15Aug 16, 2015Updated 11 years ago
- ☆13Sep 22, 2022Updated 3 years ago
- Final Project for my course in Advanced Verification with SystemVerilog OOP☆22Dec 17, 2021Updated 4 years ago
- HDL code for a complex multiplier with AXI stream interface☆17Mar 18, 2026Updated 5 months ago
- Riegel Computer☆17Jun 30, 2023Updated 3 years ago