A very simple computer written in Verilog, with a Python test bench
☆20Jun 27, 2018Updated 7 years ago
Alternatives and similar repositories for SAP
Users that are interested in SAP are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Project 2.2 Frequency counter☆12May 30, 2025Updated 11 months ago
- Python tools for processing Verilog files☆10Dec 7, 2011Updated 14 years ago
- Approximate arithmetic circuits for FPGAs☆13Feb 19, 2020Updated 6 years ago
- Electric Circuits Domain for webGME☆16Mar 30, 2023Updated 3 years ago
- ☆13Mar 31, 2023Updated 3 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Java library for parsing and manipulating graph representations of gate-level Verilog netlists☆15Jan 9, 2017Updated 9 years ago
- Extension for python-capellambse that adds automatically generated context diagrams for arbitrary model elements.☆18Apr 30, 2026Updated 3 weeks ago
- SDRAM controller optimized to a memory bandwidth of 316MB/s☆30Aug 16, 2021Updated 4 years ago
- A small and simple rv32i core written in Verilog☆18Jul 29, 2022Updated 3 years ago
- A batteries-included game engine.☆25Jan 13, 2015Updated 11 years ago
- Wishbone bridge over SPI☆11Nov 13, 2019Updated 6 years ago
- Python module containing verilog files for rocket cpu (for use with LiteX).☆14May 11, 2026Updated 2 weeks ago
- Schoko Computer☆11Jun 7, 2023Updated 2 years ago
- Implementation of Partially Parellel LDPC Code Decoder in Verilog☆14Jul 23, 2020Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Grid generation for scientific computations☆16Mar 6, 2022Updated 4 years ago
- Verilog Model for W25Q128JVxIM Serial Flash Memory☆18Jun 7, 2020Updated 5 years ago
- Convert Verilog to a Hardcaml design☆19May 18, 2026Updated last week
- ZX80/81 implementation for the Ulx3s☆12May 4, 2022Updated 4 years ago
- A curated list of awesome frameworks, libraries and software for the V language.☆12Jul 4, 2019Updated 6 years ago
- A Javascript library for generating blocks for the ICEstudio FPGA development environment☆10Jul 31, 2018Updated 7 years ago
- A Python interface to the NASA Glenn Thermodynamic Database supporting simple gas property evaluation.☆18Mar 12, 2026Updated 2 months ago
- NSCSCC “龙芯杯” 2024 个人赛 LoongArch 赛道三等奖☆18Aug 17, 2024Updated last year
- Submission template for Tiny Tapeout 8 - Verilog HDL Projects☆18Jul 12, 2024Updated last year
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- An open source SDR SDRAM controller based on the AXI4 bus and verified by FPGA and tapeout. It can support memory particles of different …☆22May 12, 2025Updated last year
- My Solution to chapter exercises for Digital Design 6e - With Introduction to The Verilog HDL, VHDL and System Verilog☆18Mar 12, 2020Updated 6 years ago
- This is where I keep the code I use for my programming tutorials/articles.☆19May 10, 2022Updated 4 years ago
- Physical modelling for Pd vanilla using BSP☆23May 21, 2010Updated 16 years ago
- Zucker SOC☆16Jun 11, 2025Updated 11 months ago
- 16QAM modulation and demodulation by Verilog☆21Jan 4, 2021Updated 5 years ago
- Submission template for Tiny Tapeout 7 - Verilog HDL Projects☆22May 30, 2024Updated last year
- https://pypi.python.org/pypi/Verilog_VCD☆22Mar 16, 2017Updated 9 years ago
- A feature complete emscripten "port" of the Wren virtual machine.☆13May 23, 2019Updated 7 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ☆15Jun 8, 2016Updated 9 years ago
- 8x8 monochrome bitmap fonts for rendering. Implemented in Rust.☆17Apr 5, 2021Updated 5 years ago
- A custom built timer for the pomodoro technique to be more productive.☆31May 24, 2015Updated 11 years ago
- Structured UVM Course☆71Jan 4, 2024Updated 2 years ago
- A pipelined brainfuck softcore in Verilog☆19Aug 5, 2014Updated 11 years ago
- ☆13Sep 22, 2022Updated 3 years ago
- Low-dimensional vector and matrix structures and common operations for them☆23Apr 21, 2022Updated 4 years ago