cebarnes / cordicLinks
An implementation of the CORDIC algorithm in Verilog.
☆100Updated 6 years ago
Alternatives and similar repositories for cordic
Users that are interested in cordic are comparing it to the libraries listed below
Sorting:
- AXI4 and AXI4-Lite interface definitions☆96Updated 5 years ago
- Fully parametrizable combinatorial parallel LFSR/CRC module☆157Updated 7 months ago
- Verilog UART☆183Updated 12 years ago
- RTL Verilog library for various DSP modules☆90Updated 3 years ago
- Verilog digital signal processing components☆156Updated 2 years ago
- 32-Bit Algorithms of Floating Point Operations are implemented on Verilog with logic Operations.☆91Updated 6 years ago
- Generic FIFO implementation with optional FWFT☆60Updated 5 years ago
- Basic RISC-V Test SoC☆144Updated 6 years ago
- DDR2 memory controller written in Verilog☆78Updated 13 years ago
- Fixed Point Math Library for Verilog☆143Updated 11 years ago
- ☆166Updated 3 years ago
- RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications☆176Updated 10 months ago
- Network on Chip Implementation written in SytemVerilog☆191Updated 3 years ago
- round robin arbiter☆75Updated 11 years ago
- AMBA bus generator including AXI, AHB, and APB☆106Updated 4 years ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆72Updated 9 months ago
- IEEE 754 floating point unit in Verilog☆145Updated 9 years ago
- Mathematical Functions in Verilog☆95Updated 4 years ago
- SDRAM controller with AXI4 interface☆98Updated 6 years ago
- AXI DMA 32 / 64 bits☆121Updated 11 years ago
- Basic Peripheral SoC (SPI, GPIO, Timer, UART)☆66Updated 5 years ago
- Altera Advanced Synthesis Cookbook 11.0☆107Updated 2 years ago
- AHB3-Lite Interconnect☆93Updated last year
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆140Updated last week
- An AXI4 crossbar implementation in SystemVerilog☆175Updated last month
- A look ahead, round-robing parametrized arbiter written in Verilog.☆43Updated 5 years ago
- VSDFLOW is an automated solution to programmers, hobbyists and small scale semiconductor technology entrepreneurs who can craft the…☆162Updated 2 years ago
- AXI interface modules for Cocotb☆288Updated last week
- A RISC-V 5-stage pipelined CPU that supports vector instructions. Tape-out with U18 technology.☆136Updated 5 years ago
- A generic implementation of AMBA AXI4 communication protocol. The design provides a master, a slave and an interconnect with multiple mas…☆40Updated 3 years ago