jamesbowman / sincos
Efficient implementations of the transcendental functions
☆27Updated 8 years ago
Alternatives and similar repositories for sincos:
Users that are interested in sincos are comparing it to the libraries listed below
- Quickstart binaries for flashing ULX3S to factory-default state☆25Updated 2 years ago
- Information on cores available on the Ulx3s ECP5 FPGA board☆14Updated 4 years ago
- Test of ICEstick PLL usage with Yosys/Arachne-PNR/Icetools☆21Updated 8 years ago
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆35Updated last year
- UPduino☆26Updated 5 years ago
- crap-o-scope scope implementation for icestick☆20Updated 6 years ago
- A highly-configurable and compact variant of the ZPU processor core☆34Updated 9 years ago
- nMigen examples for the ULX3S board☆16Updated 4 years ago
- Standard HyperRAM core for ECP5 written in Litex/Migen☆14Updated 5 years ago
- HDMI Expansion Modules compatible with the Pmod standard☆11Updated 7 years ago
- FPGA assembler! Create bare-metal FPGA designs without Verilog or VHDL (Not to self: use Lisp next time)☆53Updated 3 years ago
- ☆59Updated last year
- IceCore Ice40 HX based modular core☆46Updated 4 years ago
- My pergola FPGA projects☆30Updated 3 years ago
- This fork family includes the 6502 upgraded to 32-bit address bus, in Verilog HDL☆20Updated 5 years ago
- iCE40HX8K development board with SRAM and bus for fast ADC, DAC, IOs☆35Updated 5 months ago
- DVI PMOD adapter (HDMI connector)☆28Updated 4 years ago
- A re-creation of a Cosmac ELF computer, Coded in SpinalHDL☆40Updated 3 years ago
- PMOD boards for ULX3S☆43Updated last year
- NES FPGA implementation synthesized for the ulx3s ecp5 based fpga board☆37Updated 2 years ago
- Simple Jupiter Ace implementation for the Ice40 (myStorm BlackIce)☆12Updated 7 years ago
- Example of Ada code running on the PicoRV32 RISC-V CPU for FPGA☆16Updated 6 years ago
- http://mecrisp.sourceforge.net/ Mecrisp-Ice is an enhanced version of Swapforth and the J1a stack processor by James Bowman, featuring th…☆29Updated 8 years ago
- ☆20Updated last year
- ☆10Updated 6 years ago
- Where Arty S7 projects are kept. MIT License unless file headers state otherwise.☆23Updated 5 years ago
- Low-area DVI experiment for iCE40 UP5k and HX1k FPGAs☆31Updated 3 years ago
- Example designs for the Spartan7 "S7 Mini" FPGA board☆28Updated 5 years ago
- Smol 2-stage RISC-V processor in nMigen☆26Updated 3 years ago
- A repository for a random collection of stuff pertaining to reverse engineering the Pano Logic G2 "zero" client☆34Updated 6 years ago