jamesbowman / sincos
Efficient implementations of the transcendental functions
☆27Updated 8 years ago
Alternatives and similar repositories for sincos:
Users that are interested in sincos are comparing it to the libraries listed below
- UPduino☆26Updated 4 years ago
- Programs for the FOMU, DE10NANO and ULX3S FPGA boards, written in Silice https://github.com/sylefeb/Silice☆35Updated last year
- FPGA assembler! Create bare-metal FPGA designs without Verilog or VHDL (Not to self: use Lisp next time)☆53Updated 3 years ago
- Quickstart binaries for flashing ULX3S to factory-default state☆25Updated 2 years ago
- Information on cores available on the Ulx3s ECP5 FPGA board☆14Updated 4 years ago
- Test of ICEstick PLL usage with Yosys/Arachne-PNR/Icetools☆21Updated 8 years ago
- ☆10Updated 6 years ago
- crap-o-scope scope implementation for icestick☆20Updated 6 years ago
- My pergola FPGA projects☆30Updated 3 years ago
- Low-area DVI experiment for iCE40 UP5k and HX1k FPGAs☆31Updated 3 years ago
- ☆20Updated 10 months ago
- NES FPGA implementation synthesized for the ulx3s ecp5 based fpga board☆37Updated 2 years ago
- Standard HyperRAM core for ECP5 written in Litex/Migen☆14Updated 5 years ago
- There are many RISC V projects on iCE40. This one is mine.☆14Updated 4 years ago
- USB Full-Speed core written in migen/LiteX☆17Updated 5 years ago
- Simplified environment for litex☆14Updated 4 years ago
- Smol 2-stage RISC-V processor in nMigen☆26Updated 3 years ago
- This fork family includes the 6502 upgraded to 32-bit address bus, in Verilog HDL☆20Updated 4 years ago
- ☆59Updated last year
- Miscellaneous ULX3S examples (advanced)☆75Updated last month
- XC2064 bitstream documentation☆16Updated 6 years ago
- GROM-8 CPU☆19Updated 7 years ago
- nMigen examples for the ULX3S board☆16Updated 4 years ago
- mystorm sram test☆27Updated 7 years ago
- A highly-configurable and compact variant of the ZPU processor core☆34Updated 9 years ago
- HDMI Expansion Modules compatible with the Pmod standard☆11Updated 6 years ago
- Mecrisp-Ice Forth running on 16bit j1a processor (iCE40UP5k based UPduino board) with full 15kB of bram and 48bit Floating Point Library.☆18Updated 6 years ago
- DVI PMOD adapter (HDMI connector)☆28Updated 4 years ago
- A bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems☆43Updated 2 years ago
- iCE40HX8K development board with SRAM and bus for fast ADC, DAC, IOs☆34Updated 3 months ago