TinyTapeout / tt08-verilog-templateLinks
Submission template for Tiny Tapeout 8 - Verilog HDL Projects
☆18Updated 10 months ago
Alternatives and similar repositories for tt08-verilog-template
Users that are interested in tt08-verilog-template are comparing it to the libraries listed below
Sorting:
- A current mode buck converter on the SKY130 PDK☆27Updated 3 years ago
- SAR ADC on tiny tapeout☆39Updated 4 months ago
- Experimental Tiny Tapeout chip on IHP SG13G2 0.13 μm BiCMOS process☆17Updated 2 months ago
- Open source designs developed with IHP 130nm BiCMOS Open Source PDK. Documentation at https://ihp-open-ip.readthedocs.io/en/latest/☆51Updated last month
- submission repository for efabless mpw6 shuttle☆30Updated last year
- Test Chip General Purpose OpAmp using Skywater SKY130 PDK☆18Updated 4 years ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- End-to-End Open-Source I2C GPIO Expander☆31Updated 2 months ago
- An open source PDK using TIGFET 10nm devices.☆48Updated 2 years ago
- Skywaters 130nm Klayout PDK☆25Updated 4 months ago
- Version manager (and builder) for the Google sky130 and gf180mcu open-source PDKs☆65Updated last week
- Advanced Integrated Circuits 2024☆25Updated 6 months ago
- XSCHEM symbol libraries for the Google-Skywater 130nm process design kit.☆63Updated 2 weeks ago
- This repository is for (pre-)release versions of the Revolution EDA.☆42Updated this week
- ☆35Updated 6 months ago
- FPGA examples on Google Colab☆22Updated last year
- Online viewer of Xschem schematic files☆24Updated 5 months ago
- ☆39Updated 2 years ago
- RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32☆45Updated last year
- Open FPGA Modules☆23Updated 7 months ago
- MOSIS MPW Test Data and SPICE Models Collections☆36Updated 5 years ago
- ☆16Updated 2 years ago
- ☆30Updated 4 years ago
- An Amateur Radio Transceiver IC (2.4 / 5 / 10 GHz)☆72Updated 3 years ago
- ☆46Updated 4 months ago
- ☆52Updated 3 months ago
- Submission template for Tiny Tapeout 6 - Verilog HDL Projects☆33Updated last year
- Flip flop setup, hold & metastability explorer tool☆34Updated 2 years ago
- Conda recipes for FPGA EDA tools for simulation, synthesis, place and route and bitstream generation.☆8Updated last year
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆62Updated 2 years ago