Submission template for Tiny Tapeout 8 - Verilog HDL Projects
☆18Jul 12, 2024Updated 2 years ago
Alternatives and similar repositories for tt08-verilog-template
Users that are interested in tt08-verilog-template are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Submission template for Tiny Tapeout 7 - Verilog HDL Projects☆22May 30, 2024Updated 2 years ago
- 12 bit SAR ADC for TinyTapeout 7☆15May 30, 2024Updated 2 years ago
- World's first Nintendo 3DS emulator for Apple devices based on Citra.☆18Apr 7, 2023Updated 3 years ago
- Experimental Tiny Tapeout chip on IHP SG13G2 0.13 μm BiCMOS process☆19Mar 30, 2025Updated last year
- ☆14Nov 28, 2023Updated 2 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Design of miller compensated 2 stage opamp using open source SKY130PDK☆19Jun 18, 2025Updated last year
- A small and simple rv32i core written in Verilog☆18Jul 29, 2022Updated 4 years ago
- Playground for VGA projects on Tiny Tapeout☆80Aug 26, 2026Updated last month
- Tiny VGA Pmod board designed in KiCad☆26Sep 4, 2024Updated 2 years ago
- ☆13Mar 25, 2022Updated 4 years ago
- Submission template for Tiny Tapeout 6 - Verilog HDL Projects☆35May 3, 2024Updated 2 years ago
- Implementation of a binary search tree algorithm in a FPGA/ASIC IP☆21Sep 5, 2021Updated 5 years ago
- Project 2.2 Frequency counter☆12May 30, 2025Updated last year
- Skywaters 130nm Klayout PDK☆37Jan 29, 2025Updated last year
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- ☆21Updated this week
- TinyTapeout demo pcb's RP2040 functionality☆27Sep 8, 2026Updated 2 weeks ago
- OpenHT FPGA design☆38Jun 24, 2024Updated 2 years ago
- Mini RISC-V CPU☆11Dec 26, 2019Updated 6 years ago
- ☆44Oct 6, 2022Updated 3 years ago
- KiCad symbol library for sky130 and gf180mcu PDKs☆37Jun 9, 2026Updated 3 months ago
- Python tools for processing Verilog files☆10Dec 7, 2011Updated 14 years ago
- A KiCad 5 template for making a FeatherWing board.☆30Jan 8, 2022Updated 4 years ago
- 12 bit SAR ADC IP in Skywater 130 nm PDK☆32May 30, 2024Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Latex Templates for Project and Internship reports. Catered for Institutional reports.☆10Dec 11, 2020Updated 5 years ago
- Design of BandGapReference Circuit using Sky130 PDK☆12Oct 30, 2021Updated 4 years ago
- An adapter board with pin headers for low-pin count (LPC) FPGA Mezzanine Cards (FMC).☆12Nov 2, 2020Updated 5 years ago
- ☆11Nov 17, 2025Updated 10 months ago
- ArcPy のサンプルツール集☆11Aug 28, 2024Updated 2 years ago
- PCB files for the Adafruit MPM3610 3.3V Buck Converter Breakout☆11Mar 1, 2024Updated 2 years ago
- Analog and RF blocks on Skywaters 130nm☆11Jul 30, 2022Updated 4 years ago
- Implementation of Partially Parellel LDPC Code Decoder in Verilog☆15Jul 23, 2020Updated 6 years ago
- EM simulation scripts to simulate passive devices on Skywater 130nm open-source process. (Octave interface only for now)☆14Jan 7, 2024Updated 2 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- SAR ADC on tiny tapeout☆55Jan 29, 2025Updated last year
- ☆15Sep 19, 2019Updated 7 years ago
- Java library for parsing and manipulating graph representations of gate-level Verilog netlists☆15Jan 9, 2017Updated 9 years ago
- Simulated Annealing for MAX-CUT problems on {+1,-1}-weighted complete graphs☆12Feb 2, 2019Updated 7 years ago
- ☆65Jul 11, 2025Updated last year
- ☆51Feb 7, 2025Updated last year
- Python module containing verilog files for rocket cpu (for use with LiteX).☆14Updated this week