TinyTapeout / tt08-verilog-templateLinks
Submission template for Tiny Tapeout 8 - Verilog HDL Projects
☆18Updated last year
Alternatives and similar repositories for tt08-verilog-template
Users that are interested in tt08-verilog-template are comparing it to the libraries listed below
Sorting:
- SAR ADC on tiny tapeout☆43Updated 10 months ago
- Open source designs developed with IHP 130nm BiCMOS Open Source PDK. Documentation at https://ihp-open-ip.readthedocs.io/en/latest/☆61Updated 3 months ago
- Tiny Tapeout project build tools + chip integration scripts☆28Updated this week
- Experimental Tiny Tapeout chip on IHP SG13G2 0.13 μm BiCMOS process☆18Updated 8 months ago
- Version manager (and builder) for the Google sky130 and gf180mcu open-source PDKs☆74Updated 3 weeks ago
- Test Chip General Purpose OpAmp using Skywater SKY130 PDK☆20Updated 4 years ago
- Greyhound on IHP SG13G2 0.13 μm BiCMOS process☆69Updated this week
- A current mode buck converter on the SKY130 PDK☆34Updated 4 years ago
- Fabric generator and CAD tools graphical frontend☆17Updated 4 months ago
- A Python package to use FPGA development tools programmatically.☆143Updated 8 months ago
- A mixed-signal system on chip for nanopore-based DNA sequencing☆37Updated 3 years ago
- This repository is for (pre-)release versions of the Revolution EDA.☆54Updated this week
- ☆58Updated 5 months ago
- Flip flop setup, hold & metastability explorer tool☆51Updated 3 years ago
- ☆85Updated 3 years ago
- SiliconCompiler Design Gallery☆52Updated last week
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- ☆83Updated 10 months ago
- Skywaters 130nm Klayout PDK☆30Updated 10 months ago
- ☆17Updated 3 years ago
- submission repository for efabless mpw6 shuttle☆30Updated last year
- ☆47Updated 2 years ago
- An open source PDK using TIGFET 10nm devices.☆54Updated 2 years ago
- Documentation for the 5 day workshop: Advanced Physical Design using OpenLane/Sky130☆67Updated 3 years ago
- Drawio => VHDL and Verilog☆61Updated 2 years ago
- ☆43Updated 9 months ago
- ☆43Updated 3 years ago
- End-to-End Open-Source I2C GPIO Expander☆33Updated last week
- MOSIS MPW Test Data and SPICE Models Collections☆39Updated 5 years ago
- A minimal-area RISC-V core with a scalable data path to 1, 2, 4, or 8 bits and manifold variants.☆109Updated this week