M-extension for RISC-V cores.
☆33Nov 21, 2024Updated last year
Alternatives and similar repositories for mdu
Users that are interested in mdu are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- RV32I single cycle simulation on open-source software Logisim.☆22Oct 8, 2022Updated 3 years ago
- GitHub-Shoutout is a web application that lets you win a chance to shout out by registering your username.☆10Nov 7, 2022Updated 3 years ago
- Python base salary management system can store employees' data in a sqlite3 database. By selecting any employee record, it can send a sal…☆10May 30, 2024Updated last year
- ☆18Aug 21, 2023Updated 2 years ago
- This bot will join meet meetings automatically☆10Nov 8, 2020Updated 5 years ago
- Serverless GPU API endpoints on Runpod - Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- ☆38Jul 11, 2022Updated 3 years ago
- A small and simple rv32i core written in Verilog☆17Jul 29, 2022Updated 3 years ago
- A web application which suggests user non-clickbait video on YouTube s. Easy to use.☆12May 11, 2023Updated 2 years ago
- A python zoom bot which automates the process of joining zoom meeting. Just left you pc open the script will run automatically at the par…☆11Oct 19, 2020Updated 5 years ago
- VGA-compatible text mode functionality☆17May 16, 2020Updated 5 years ago
- ☆12Mar 7, 2020Updated 6 years ago
- NucleusRV (rv32-imafc) - A 32-bit 5 staged pipelined risc-v core.☆78Feb 25, 2026Updated last month
- An Islamic Quotes web app that displays different Islamic Quotes at random whenever refreshed. Star if you liked.☆18Jun 8, 2024Updated last year
- Implementation of Partially Parellel LDPC Code Decoder in Verilog☆14Jul 23, 2020Updated 5 years ago
- Deploy open-source AI quickly and easily - Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- An OCaml extension for RISC-V☆16Nov 6, 2020Updated 5 years ago
- Utility scripts to configure processors, perform synthesis, load onto FPGAs, and other tasks related to ProcessorCI.☆17Dec 7, 2025Updated 4 months ago
- Controller module for RISC-V core CI/CD☆17May 23, 2025Updated 10 months ago
- Drive a Wishbone master bus with an SPI bus.☆10Apr 24, 2025Updated 11 months ago
- RISC-V instruction set extensions for SM4 block cipher☆21Mar 6, 2020Updated 6 years ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆23Oct 24, 2023Updated 2 years ago
- 🐛 JTAG debug transport module (DTM) - compatible to the RISC-V debug specification.☆27Jan 6, 2023Updated 3 years ago
- ☆18Sep 2, 2020Updated 5 years ago
- A prototype GUI for chisel-development☆51Jun 9, 2020Updated 5 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- KISCV, a KISS principle riscv32i CPU☆28Jan 11, 2025Updated last year
- A repository for exploring LLM-assisted code conversion to TL-Verilog.☆15Feb 20, 2026Updated last month
- SoCGen is a tool that automates SoC design by taking in a JSON description of the system and producing the final GDS-II. SoCGen supports …☆40Dec 4, 2020Updated 5 years ago
- Project 2.2 Frequency counter☆12May 30, 2025Updated 10 months ago
- Multi-cycle RISC-V processor with RV32I/E[M] implementation, built during a few days off.☆18Oct 29, 2024Updated last year
- LLM Agent for Hardware Description Language☆22Jun 7, 2025Updated 10 months ago
- A pipelined brainfuck softcore in Verilog☆19Aug 5, 2014Updated 11 years ago
- ☆29Mar 1, 2025Updated last year
- ☆13May 8, 2025Updated 11 months ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- [HISTORICAL] FIPS and higher-level algorithm tests for RISC-V Crypto Extension☆29Jul 23, 2024Updated last year
- Belief propagation on Tanner graphs (LDPC decoder)☆22Nov 20, 2021Updated 4 years ago
- Python tools for processing Verilog files☆10Dec 7, 2011Updated 14 years ago
- Azadi (Freedom) is a 32-bit RISC-V CPU based System on Chip.☆32Aug 28, 2023Updated 2 years ago
- The objective of this project was to design and implement a 5 stage pipeline CPU to support the RISC-V instruction architecture. This pip…☆28Oct 31, 2021Updated 4 years ago
- Interface Protocol in Verilog☆51Aug 2, 2019Updated 6 years ago
- 🚀 A platform to inspect GitHub's followers/unfollowers with visualizations and stats.☆34Oct 25, 2022Updated 3 years ago