M-extension for RISC-V cores.
☆33Nov 21, 2024Updated last year
Alternatives and similar repositories for mdu
Users that are interested in mdu are comparing it to the libraries listed below
Sorting:
- RV32I single cycle simulation on open-source software Logisim.☆21Oct 8, 2022Updated 3 years ago
- ☆18Oct 6, 2025Updated 5 months ago
- Utility scripts to configure processors, perform synthesis, load onto FPGAs, and other tasks related to ProcessorCI.☆17Dec 7, 2025Updated 3 months ago
- Matrix Accelerator Generator for GeMM Operations based on SIGMA Architecture in CHISEL HDL☆15Mar 21, 2024Updated last year
- Implementation of Partially Parellel LDPC Code Decoder in Verilog☆14Jul 23, 2020Updated 5 years ago
- OpenRISC 1000 processor module for IDA 7.x☆13Feb 13, 2024Updated 2 years ago
- Aurora Risc-V pipeline is the continuous and somewhat overlapped movement of instruction to the processor or in the arithmetic steps take…☆10Mar 15, 2023Updated 2 years ago
- GitHub-Shoutout is a web application that lets you win a chance to shout out by registering your username.☆10Nov 7, 2022Updated 3 years ago
- Hello, GitHub fellows, thankyou for taking your time out to view my profile. Make sure to Star it :)☆14Jul 8, 2025Updated 8 months ago
- Controller module for RISC-V core CI/CD☆17May 23, 2025Updated 9 months ago
- A small and simple rv32i core written in Verilog☆17Jul 29, 2022Updated 3 years ago
- Project ideas list for Google Summer of Code.☆18Jan 28, 2026Updated last month
- BestRAG: A library for hybrid RAG, combining dense, sparse, and late interaction methods for efficient document storage and search.☆19Dec 31, 2024Updated last year
- MediSync: Seamlessly manage hospital operations with Django, Docker, HTML, CSS, and JavaScript - a holistic healthcare solution. 🏥💻🔌☆16Apr 16, 2024Updated last year
- Serial terminal as a PC BIOS extension☆17Nov 8, 2018Updated 7 years ago
- Open source library to handle integers of any size in C☆14Apr 11, 2023Updated 2 years ago
- A web application which suggests user non-clickbait video on YouTube s. Easy to use.☆12May 11, 2023Updated 2 years ago
- Simple hobby POSIX-compatible OS for i8086+☆17Dec 14, 2022Updated 3 years ago
- Programing-gifs is a web app that displays different gifs related to programming at random whenever page refreshed.☆13Jan 31, 2025Updated last year
- Multi-cycle RISC-V processor with RV32I/E[M] implementation, built during a few days off.☆17Oct 29, 2024Updated last year
- NucleusRV (rv32-imafc) - A 32-bit 5 staged pipelined risc-v core.☆77Feb 25, 2026Updated last week
- A Python parser for hSpice output files and documentation of the hSpice output file format☆22Jan 5, 2026Updated 2 months ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆22Oct 24, 2023Updated 2 years ago
- This is an Unofficial Chat-GPT Api built with Flask & playwright. Use This To test Your ChatGPT projects for free.☆19Sep 27, 2023Updated 2 years ago
- RISC-V instruction set extensions for SM4 block cipher☆21Mar 6, 2020Updated 6 years ago
- T80 - Z80 compatible CPU core, an attempt to collect and track all fixes in one place☆20May 19, 2023Updated 2 years ago
- 🐛 JTAG debug transport module (DTM) - compatible to the RISC-V debug specification.☆27Jan 6, 2023Updated 3 years ago
- KISCV, a KISS principle riscv32i CPU☆28Jan 11, 2025Updated last year
- Pipelined DCPU-16 Verilog Implementation☆42May 30, 2012Updated 13 years ago
- Intel 8080 Emulator on 4004 Evaluation Board☆24Updated this week
- Emulator of one of the oldest machines in Europe - Kyiv.☆22Apr 28, 2022Updated 3 years ago
- A pipelined brainfuck softcore in Verilog☆19Aug 5, 2014Updated 11 years ago
- Verified compilation of space-efficient reversible circuits☆23Mar 5, 2019Updated 7 years ago
- ☆29Mar 1, 2025Updated last year
- Demo SoC for SiliconCompiler.☆62Mar 2, 2026Updated last week
- Azadi (Freedom) is a 32-bit RISC-V CPU based System on Chip.☆32Aug 28, 2023Updated 2 years ago
- Efficient implementations of the transcendental functions☆28Dec 9, 2016Updated 9 years ago
- FPGA based microcomputer sandbox for software and RTL experimentation☆77Updated this week
- This Python script uses the Playwright library to automate the submission of a survey form on a university portal. It logs in using the p…☆12Jul 9, 2023Updated 2 years ago