zeeshanrafique23 / mduLinks
M-extension for RISC-V cores.
☆31Updated 10 months ago
Alternatives and similar repositories for mdu
Users that are interested in mdu are comparing it to the libraries listed below
Sorting:
- Proposed RISC-V Composable Custom Extensions Specification☆71Updated 2 months ago
- ☆38Updated 3 years ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆120Updated 2 months ago
- RISC-V Nox core☆68Updated 2 months ago
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆74Updated last year
- Open source ISS and logic RISC-V 32 bit project☆58Updated 3 months ago
- Platform Level Interrupt Controller☆42Updated last year
- Quick'n'dirty FuseSoC+cocotb example☆18Updated 9 months ago
- OpTiMSoC - A tiled SoC platform with a mesh NoC and OpenRISC CPU cores☆85Updated 4 years ago
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆118Updated 2 years ago
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆109Updated 4 years ago
- ☆32Updated 8 months ago
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆42Updated 2 years ago
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆51Updated 10 months ago
- Mathematical Functions in Verilog☆95Updated 4 years ago
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆69Updated 9 months ago
- Open source process design kit for 28nm open process☆61Updated last year
- RPHAX provides a quick automation flow to develop and prototype hardware accelerators on Xilinx FPGAs. Currently, the framework has suppo…☆20Updated 2 years ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated last week
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆46Updated 3 years ago
- For contributions of Chisel IP to the chisel community.☆65Updated 10 months ago
- Multiply-Accumulate and Rectified-Linear Accelerator for Neural Networks☆91Updated 6 years ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- ☆108Updated last month
- Verilog HDL implementation of SDRAM controller and SDRAM model☆29Updated last year
- Index of the fully open source process design kits (PDKs) maintained by Google for GlobalFoundries technologies.☆48Updated 3 years ago
- ♻️ Convert the NEORV32 processor into a synthesizable plain-Verilog netlist module using GHDL.☆94Updated this week
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆43Updated 5 years ago
- YosysHQ SVA AXI Properties☆42Updated 2 years ago
- A simple DDR3 memory controller☆59Updated 2 years ago