zeeshanrafique23 / mduLinks
M-extension for RISC-V cores.
☆31Updated 6 months ago
Alternatives and similar repositories for mdu
Users that are interested in mdu are comparing it to the libraries listed below
Sorting:
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆36Updated 2 years ago
- Platform Level Interrupt Controller☆40Updated last year
- ☆36Updated 2 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated last year
- A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.☆41Updated 2 years ago
- ☆59Updated 3 years ago
- ☆32Updated 4 months ago
- RISC-V Nox core☆62Updated 2 months ago
- SpinalHDL based, FPGA Suitable RTL Implementation of RISC-V RV32. Aligned with RISC-V Virtual Prototype☆47Updated 7 months ago
- RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions☆67Updated last year
- An automatic clock gating utility☆48Updated last month
- Spen's Official OpenOCD Mirror☆50Updated 2 months ago
- Hamming ECC Encoder and Decoder to protect memories☆32Updated 4 months ago
- IEEE 754 single precision floating point library in systemverilog and vhdl☆29Updated 5 months ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆33Updated 2 weeks ago
- ☆41Updated 3 years ago
- YosysHQ SVA AXI Properties☆39Updated 2 years ago
- Open source process design kit for 28nm open process☆56Updated last year
- Design of 1024*32 (4kB) SRAM with access time < 2.5ns using OpenRAM☆19Updated 4 years ago
- RISC-V SoC Physical Implementation in 180 nm CMOS with a Quark Core Based on FemtoRV32☆45Updated last year
- SRAM☆22Updated 4 years ago
- Hardware implementation of an OmniXtend Memory Endpoint/Lowest Point of Coherence.☆17Updated 3 weeks ago
- Multi-Processor System on Chip verified with UVM/OSVVM/FV☆30Updated last week
- ASIC Design of the openSPARC Floating Point Unit☆13Updated 8 years ago
- SystemVerilog Functional Coverage for RISC-V ISA☆28Updated 8 months ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆105Updated 2 weeks ago
- ☆18Updated 2 months ago
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆27Updated 4 years ago
- This repository contains the Simple As Possible Floating Point Unit design based on the IEEE-754 Standard.☆18Updated 2 years ago
- HF-RISC SoC☆33Updated last week