zeeshanrafique23 / mduView external linksLinks
M-extension for RISC-V cores.
☆32Nov 21, 2024Updated last year
Alternatives and similar repositories for mdu
Users that are interested in mdu are comparing it to the libraries listed below
Sorting:
- RV32I single cycle simulation on open-source software Logisim.☆21Oct 8, 2022Updated 3 years ago
- ☆18Oct 6, 2025Updated 4 months ago
- Utility scripts to configure processors, perform synthesis, load onto FPGAs, and other tasks related to ProcessorCI.☆17Dec 7, 2025Updated 2 months ago
- Matrix Accelerator Generator for GeMM Operations based on SIGMA Architecture in CHISEL HDL☆15Mar 21, 2024Updated last year
- Implementation of Partially Parellel LDPC Code Decoder in Verilog☆15Jul 23, 2020Updated 5 years ago
- OpenRISC 1000 processor module for IDA 7.x☆13Feb 13, 2024Updated 2 years ago
- Aurora Risc-V pipeline is the continuous and somewhat overlapped movement of instruction to the processor or in the arithmetic steps take…☆10Mar 15, 2023Updated 2 years ago
- Python base salary management system can store employees' data in a sqlite3 database. By selecting any employee record, it can send a sal…☆10May 30, 2024Updated last year
- GitHub-Shoutout is a web application that lets you win a chance to shout out by registering your username.☆10Nov 7, 2022Updated 3 years ago
- Hello, GitHub fellows, thankyou for taking your time out to view my profile. Make sure to Star it :)☆14Jul 8, 2025Updated 7 months ago
- A small and simple rv32i core written in Verilog☆17Jul 29, 2022Updated 3 years ago
- Controller module for RISC-V core CI/CD☆17May 23, 2025Updated 8 months ago
- VGA-compatible text mode functionality☆17May 16, 2020Updated 5 years ago
- Project ideas list for Google Summer of Code.☆18Jan 28, 2026Updated 2 weeks ago
- MediSync: Seamlessly manage hospital operations with Django, Docker, HTML, CSS, and JavaScript - a holistic healthcare solution. 🏥💻🔌☆16Apr 16, 2024Updated last year
- Programing-gifs is a web app that displays different gifs related to programming at random whenever page refreshed.☆13Jan 31, 2025Updated last year
- A web application which suggests user non-clickbait video on YouTube s. Easy to use.☆12May 11, 2023Updated 2 years ago
- NucleusRV (rv32-imf) - A 32-bit 5 staged pipelined risc-v core.☆77Jan 16, 2026Updated 3 weeks ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆22Oct 24, 2023Updated 2 years ago
- RISC-V instruction set extensions for SM4 block cipher☆21Mar 6, 2020Updated 5 years ago
- An Islamic Quotes web app that displays different Islamic Quotes at random whenever refreshed. Star if you liked.☆18Jun 8, 2024Updated last year
- T80 - Z80 compatible CPU core, an attempt to collect and track all fixes in one place☆20May 19, 2023Updated 2 years ago
- 🐛 JTAG debug transport module (DTM) - compatible to the RISC-V debug specification.☆27Jan 6, 2023Updated 3 years ago
- Belief propagation on Tanner graphs (LDPC decoder)☆22Nov 20, 2021Updated 4 years ago
- KISCV, a KISS principle riscv32i CPU☆28Jan 11, 2025Updated last year
- Emulator of one of the oldest machines in Europe - Kyiv.☆22Apr 28, 2022Updated 3 years ago
- Intel 8080 Emulator on 4004 Evaluation Board☆23Apr 17, 2023Updated 2 years ago
- Verified compilation of space-efficient reversible circuits☆23Mar 5, 2019Updated 6 years ago
- ☆29Mar 1, 2025Updated 11 months ago
- Demo SoC for SiliconCompiler.☆62Jan 28, 2026Updated 2 weeks ago
- [HISTORICAL] FIPS and higher-level algorithm tests for RISC-V Crypto Extension☆29Jul 23, 2024Updated last year
- Azadi (Freedom) is a 32-bit RISC-V CPU based System on Chip.☆32Aug 28, 2023Updated 2 years ago
- Efficient implementations of the transcendental functions☆28Dec 9, 2016Updated 9 years ago
- FPGA based microcomputer sandbox for software and RTL experimentation☆77Feb 2, 2026Updated last week
- Balthazar's case and the design. Updates regularly as we progress.☆12Oct 22, 2024Updated last year
- Project 2.2 Frequency counter☆12May 30, 2025Updated 8 months ago
- A Python tool for parsing and exporting 'aws-nuke' output logs into structured JSON or CSV formats.☆10Jun 7, 2024Updated last year
- My implementation of LDPC codes. For details visit: https://yairmz.github.io/LDPC/☆35Jun 5, 2024Updated last year
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆48Updated this week