M-extension for RISC-V cores.
☆33Nov 21, 2024Updated last year
Alternatives and similar repositories for mdu
Users that are interested in mdu are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- RV32I single cycle simulation on open-source software Logisim.☆23Oct 8, 2022Updated 3 years ago
- ☆18Oct 6, 2025Updated 7 months ago
- Aurora Risc-V pipeline is the continuous and somewhat overlapped movement of instruction to the processor or in the arithmetic steps take…☆10Mar 15, 2023Updated 3 years ago
- Python base salary management system can store employees' data in a sqlite3 database. By selecting any employee record, it can send a sal…☆10May 30, 2024Updated last year
- ☆38Jul 11, 2022Updated 3 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- A small and simple rv32i core written in Verilog☆18Jul 29, 2022Updated 3 years ago
- BestRAG: A library for hybrid RAG, combining dense, sparse, and late interaction methods for efficient document storage and search.☆19Dec 31, 2024Updated last year
- Programing-gifs is a web app that displays different gifs related to programming at random whenever page refreshed.☆13Jan 31, 2025Updated last year
- MediSync: Seamlessly manage hospital operations with Django, Docker, HTML, CSS, and JavaScript - a holistic healthcare solution. 🏥💻🔌☆16Apr 16, 2024Updated 2 years ago
- VGA-compatible text mode functionality☆17May 16, 2020Updated 5 years ago
- An Islamic Quotes web app that displays different Islamic Quotes at random whenever refreshed. Star if you liked.☆18Jun 8, 2024Updated last year
- Implementation of Partially Parellel LDPC Code Decoder in Verilog☆14Jul 23, 2020Updated 5 years ago
- An OCaml extension for RISC-V☆16Nov 6, 2020Updated 5 years ago
- Utility scripts to configure processors, perform synthesis, load onto FPGAs, and other tasks related to ProcessorCI.☆17Apr 16, 2026Updated 3 weeks ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Simulations and designs for bit serial ALU implemented in TTL circuitry. Also bit serial cpu architectures - all simulated using H. Neem…☆12Aug 26, 2022Updated 3 years ago
- Drive a Wishbone master bus with an SPI bus.☆10Apr 24, 2025Updated last year
- RISC-V instruction set extensions for SM4 block cipher☆21Mar 6, 2020Updated 6 years ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆23Oct 24, 2023Updated 2 years ago
- 🐛 JTAG debug transport module (DTM) - compatible to the RISC-V debug specification.☆28Jan 6, 2023Updated 3 years ago
- A prototype GUI for chisel-development☆51Jun 9, 2020Updated 5 years ago
- KISCV, a KISS principle riscv32i CPU☆28Jan 11, 2025Updated last year
- A repository for exploring LLM-assisted code conversion to TL-Verilog.☆15Apr 25, 2026Updated 2 weeks ago
- SoCGen is a tool that automates SoC design by taking in a JSON description of the system and producing the final GDS-II. SoCGen supports …☆40Dec 4, 2020Updated 5 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Project 2.2 Frequency counter☆12May 30, 2025Updated 11 months ago
- Multi-cycle RISC-V processor with RV32I/E[M] implementation, built during a few days off.☆18Oct 29, 2024Updated last year
- LLM Agent for Hardware Description Language☆22Jun 7, 2025Updated 11 months ago
- A pipelined brainfuck softcore in Verilog☆19Aug 5, 2014Updated 11 years ago
- Verified compilation of space-efficient reversible circuits☆23Mar 5, 2019Updated 7 years ago
- ☆13May 8, 2025Updated last year
- [HISTORICAL] FIPS and higher-level algorithm tests for RISC-V Crypto Extension☆29Jul 23, 2024Updated last year
- Python tools for processing Verilog files☆10Dec 7, 2011Updated 14 years ago
- Azadi (Freedom) is a 32-bit RISC-V CPU based System on Chip.☆32Aug 28, 2023Updated 2 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- babel plugin which use jsdoc to implement strong typing in javascript☆11May 3, 2016Updated 10 years ago
- The objective of this project was to design and implement a 5 stage pipeline CPU to support the RISC-V instruction architecture. This pip…☆28Oct 31, 2021Updated 4 years ago
- Interface Protocol in Verilog☆51Aug 2, 2019Updated 6 years ago
- 🚀 A platform to inspect GitHub's followers/unfollowers with visualizations and stats.☆34Oct 25, 2022Updated 3 years ago
- Examples of unions, interfaces, and assertions in SystemVerilog☆13Aug 31, 2013Updated 12 years ago
- GitHub-based statistics highlighting interesting facts about the HDL industry☆12Jul 6, 2023Updated 2 years ago
- SiFive HiFive1 Rev B ESP32 - WiFi connection demo☆19Dec 8, 2019Updated 6 years ago