M-extension for RISC-V cores.
☆33Nov 21, 2024Updated last year
Alternatives and similar repositories for mdu
Users that are interested in mdu are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- RV32I single cycle simulation on open-source software Logisim.☆23Oct 8, 2022Updated 4 years ago
- Matrix Accelerator Generator for GeMM Operations based on SIGMA Architecture in CHISEL HDL☆15Mar 21, 2024Updated 2 years ago
- ☆39Jul 11, 2022Updated 4 years ago
- Python base salary management system can store employees' data in a sqlite3 database. By selecting any employee record, it can send a sal…☆11May 30, 2024Updated 2 years ago
- Project ideas list for Google Summer of Code.☆18Jan 28, 2026Updated 9 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Hello, GitHub fellows, thankyou for taking your time out to view my profile. Make sure to Star it :)☆14Jul 8, 2025Updated last year
- MediSync: Seamlessly manage hospital operations with Django, Docker, HTML, CSS, and JavaScript - a holistic healthcare solution. 🏥💻🔌☆16Apr 16, 2024Updated 2 years ago
- ☆17Jun 5, 2025Updated last year
- A small and simple rv32i core written in Verilog☆19Jul 29, 2022Updated 4 years ago
- A web application which suggests user non-clickbait video on YouTube s. Easy to use.☆12May 11, 2023Updated 3 years ago
- Implementation of Partially Parellel LDPC Code Decoder in Verilog☆15Jul 23, 2020Updated 6 years ago
- This is an Unofficial Chat-GPT Api built with Flask & playwright. Use This To test Your ChatGPT projects for free.☆20Sep 27, 2023Updated 3 years ago
- NucleusRV (RV32-IMAFC) - A 32-bit 5 staged pipelined risc-v core.☆78Updated this week
- VGA-compatible text mode functionality☆17May 16, 2020Updated 6 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- Controller module for RISC-V core CI/CD☆18Sep 17, 2026Updated last month
- An Islamic Quotes web app that displays different Islamic Quotes at random whenever refreshed. Star if you liked.☆18Jun 8, 2024Updated 2 years ago
- Grande RISCO 5 is a RISC-V RV32IMBC_Zicsr processor with a 5-stage pipeline, developed in just a few days off.☆11Jan 7, 2026Updated 10 months ago
- Simulations and designs for bit serial ALU implemented in TTL circuitry. Also bit serial cpu architectures - all simulated using H. Neem…☆12Aug 26, 2022Updated 4 years ago
- Drive a Wishbone master bus with an SPI bus.☆10Apr 24, 2025Updated last year
- RISC-V 32-bit CPU written in amaranth (python-lib)☆14Sep 23, 2024Updated 2 years ago
- ☆21Aug 21, 2023Updated 3 years ago
- Utility scripts to configure processors, perform synthesis, load onto FPGAs, and other tasks related to ProcessorCI.☆17Oct 2, 2026Updated last month
- RISC-V instruction set extensions for SM4 block cipher☆22Mar 6, 2020Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆23Oct 24, 2023Updated 3 years ago
- ☆13Jul 5, 2026Updated 4 months ago
- ☆24Oct 21, 2026Updated 2 weeks ago
- A fork of TinyMLPerf modified to use our of TensorFlow Lite for Microcontrollers utilises a part of the RISC-V Vector Extension to improv…☆11Jan 18, 2021Updated 5 years ago
- A pipelined brainfuck softcore in Verilog☆20Aug 5, 2014Updated 12 years ago
- 🐛 JTAG debug transport module (DTM) - compatible to the RISC-V debug specification.☆28Jan 6, 2023Updated 3 years ago
- Project 2.2 Frequency counter☆12May 30, 2025Updated last year
- Design of 1024*32 (4kB) SRAM with access time < 2.5ns using OpenRAM☆20Sep 8, 2020Updated 6 years ago
- SoCGen is a tool that automates SoC design by taking in a JSON description of the system and producing the final GDS-II. SoCGen supports …☆41Dec 4, 2020Updated 5 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Convert Verilog to a Hardcaml design☆24Updated this week
- ☆45Updated this week
- ☆11Oct 23, 2019Updated 7 years ago
- Fraunhofer IMS processor core. RISC-V ISA (RV32IM) with additional peripherals for embedded AI applications and smart sensors.☆107Jun 24, 2025Updated last year
- SERV - The SErial RISC-V CPU☆1,920Aug 25, 2026Updated 2 months ago
- Verified compilation of space-efficient reversible circuits☆24Mar 5, 2019Updated 7 years ago
- Getting started guide for learning and evaluating HDL Coder☆12Jun 24, 2025Updated last year
Are these results useful?