A pipelined brainfuck softcore in Verilog
☆19Aug 5, 2014Updated 11 years ago
Alternatives and similar repositories for bfcpu2
Users that are interested in bfcpu2 are comparing it to the libraries listed below
Sorting:
- Python tools for processing Verilog files☆10Dec 7, 2011Updated 14 years ago
- IP cores for the FPGA Libre project☆12Aug 7, 2017Updated 8 years ago
- Minimal FPGA Processor Core for Stack-based CPU for CPLDs Using Bit-Serial Architecture☆18Sep 6, 2013Updated 12 years ago
- Stack CPU Work In Progress☆30Jan 1, 2024Updated 2 years ago
- n-dimensional kdtree spatial indexing☆17Apr 7, 2022Updated 3 years ago
- A quickstart template for receiving and passing data from OpenBCI to the browser☆15Apr 26, 2016Updated 9 years ago
- Open Source Software development Kit for Graphics GPU for Xilinx Zu+ Platform.☆18Feb 28, 2025Updated last year
- A lightweight Ethernet MAC Controller IP for FPGA prototyping☆14Oct 19, 2020Updated 5 years ago
- Implementation of a binary search tree algorithm in a FPGA/ASIC IP☆21Sep 5, 2021Updated 4 years ago
- USB capture IP☆25Jun 6, 2020Updated 5 years ago
- Generic AXI master stub☆19Jul 17, 2014Updated 11 years ago
- Portable inter-process communication for Lua☆48Jul 4, 2019Updated 6 years ago
- ☆23Oct 8, 2019Updated 6 years ago
- Collection of programs for Visual BASIC for DOS☆23Jan 9, 2021Updated 5 years ago
- Two Verilog SPI module implementations (hard and soft) with advanced options and AXI Full Interface☆21Nov 21, 2017Updated 8 years ago
- A 32 point radix-2 FFT module written in Verilog☆25Jun 28, 2020Updated 5 years ago
- Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog.☆30Nov 3, 2025Updated 3 months ago
- Ternary Search Tree + Bloom filter☆20Jan 13, 2021Updated 5 years ago
- Simple hash table on Verilog (SystemVerilog)☆51Apr 3, 2016Updated 9 years ago
- mhddfs repo tracking upstream svn☆24May 15, 2013Updated 12 years ago
- Mathematical Functions in Verilog☆97Mar 7, 2021Updated 4 years ago
- ☆34Feb 17, 2026Updated last week
- High level Data Link Layer Control (HDLC) Protocol (16 bit) implementation using VHDL hardware description language.☆29Dec 1, 2016Updated 9 years ago
- WebAssembly AST parser☆18Sep 1, 2018Updated 7 years ago
- An interactive simulator of a simple computer☆19Jan 9, 2017Updated 9 years ago
- Emulate a terminal in a HTML canvas element☆30Oct 12, 2018Updated 7 years ago
- Forth for the 8051☆33Dec 28, 2017Updated 8 years ago
- Project 2.2 Frequency counter☆12May 30, 2025Updated 9 months ago
- Cross EDA Abstraction and Automation☆41Nov 17, 2025Updated 3 months ago
- FUSE-based 9P client from the Plan9 Port project, standalone version☆35Nov 22, 2023Updated 2 years ago
- USB Full-Speed/Hi-Speed Device Controller core for FPGA☆33Nov 23, 2020Updated 5 years ago
- Various caches written in Verilog-HDL☆128Apr 24, 2015Updated 10 years ago
- M-extension for RISC-V cores.☆33Nov 21, 2024Updated last year
- SHA-256 IP core for ZedBoard (Zynq SoC)☆31Jun 22, 2018Updated 7 years ago
- Source Code for 'Arduino Applied: Comprehensive Projects for Everyday Electronics' by Neil Cameron☆13Aug 11, 2020Updated 5 years ago
- A JavaScript graph library☆10May 20, 2014Updated 11 years ago
- S-Lua, S-expressions and Macros for Lua☆29Apr 26, 2017Updated 8 years ago
- core files for the MiST fpga☆33Nov 22, 2024Updated last year
- FPGA Low latency 10GBASE-R PCS☆12May 23, 2023Updated 2 years ago