A pipelined brainfuck softcore in Verilog
☆20Aug 5, 2014Updated 11 years ago
Alternatives and similar repositories for bfcpu2
Users that are interested in bfcpu2 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Python tools for processing Verilog files☆10Dec 7, 2011Updated 14 years ago
- DirectDraw HAL implementation for VMDisp9x driver☆14May 9, 2026Updated last month
- A simple tool to demonstrate the physical design steps of VLSI Design Flow.☆11Dec 13, 2020Updated 5 years ago
- Collaborative project to create an advanced GPU, with additional features to flesh-out the peripherals for a home-made, DIY computer.☆18Feb 26, 2023Updated 3 years ago
- Incremental Timing-Driven Placement, problem C of ICCAD contest 2015☆16Sep 28, 2017Updated 8 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Project 2.2 Frequency counter☆12May 30, 2025Updated last year
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆74Jun 26, 2026Updated last week
- IP cores for the FPGA Libre project☆12Aug 7, 2017Updated 8 years ago
- IEEE Executive project for the year 2021-2022☆11Nov 22, 2022Updated 3 years ago
- Cross EDA Abstraction and Automation☆41Nov 17, 2025Updated 7 months ago
- APB Logic☆26Updated this week
- A Convolutional Neural Network (CNN) hardware accelerator for image recognition☆15Jul 14, 2019Updated 6 years ago
- Example of a full DC synthesis script for a simple design☆14Feb 25, 2019Updated 7 years ago
- USB capture IP☆26Jun 6, 2020Updated 6 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Implementation of a binary search tree algorithm in a FPGA/ASIC IP☆21Sep 5, 2021Updated 4 years ago
- Multi-threaded 32-bit embedded core family.☆24Jul 9, 2012Updated 13 years ago
- Post-synthesis power optimization via dual-Vth cell assignment and gate re-sizing. Scripting in TCL with custom commands written for Syno…☆14Jun 9, 2021Updated 5 years ago
- Two Verilog SPI module implementations (hard and soft) with advanced options and AXI Full Interface☆22Nov 21, 2017Updated 8 years ago
- This is a hardware implementation of exact multiply accumulator for 32-bit posit number with es=2☆17Jan 27, 2018Updated 8 years ago
- Z80 diassembler/assembler/emulator in golang☆11Oct 28, 2024Updated last year
- Portable inter-process communication for Lua☆49Jul 4, 2019Updated 6 years ago
- n-dimensional kdtree spatial indexing☆17Apr 7, 2022Updated 4 years ago
- StickIt! board and modules that support the XuLA FPGA board.☆21Dec 2, 2015Updated 10 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- ☆11Sep 15, 2015Updated 10 years ago
- Open Source Software development Kit for Graphics GPU for Xilinx Zu+ Platform.☆18Feb 28, 2025Updated last year
- Forth for the 8051☆33Dec 28, 2017Updated 8 years ago
- pure-python C types packer/unpacker☆19Mar 1, 2020Updated 6 years ago
- A lightweight Ethernet MAC Controller IP for FPGA prototyping☆14Oct 19, 2020Updated 5 years ago
- TCL, verilog and shell scripts used while learning Cadence genus, innovus and tempus tools.☆17Oct 24, 2021Updated 4 years ago
- Mathematical Functions in Verilog☆99Mar 7, 2021Updated 5 years ago
- Hardware Implementation of Sigmoid Function using verilog HDL☆16Dec 16, 2019Updated 6 years ago
- SystemVerilog HDL and TB code Deep Neural Network Hardware Accelerator implementation on zybo 7010 FPGA and also C code for Vivado SDK So…☆114Apr 3, 2020Updated 6 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- A 32 point radix-2 FFT module written in Verilog☆25Jun 28, 2020Updated 6 years ago
- An FPGA microcontroller that natively executes LISP☆94Jan 22, 2024Updated 2 years ago
- ☆10Apr 8, 2021Updated 5 years ago
- A portable Forth compiler☆12Nov 24, 2024Updated last year
- Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog.☆33Nov 3, 2025Updated 8 months ago
- Stack CPU Work In Progress☆29Jan 1, 2024Updated 2 years ago
- ☆25Oct 8, 2019Updated 6 years ago