whitequark / bfcpu2
A pipelined brainfuck softcore in Verilog
☆17Updated 10 years ago
Related projects ⓘ
Alternatives and complementary repositories for bfcpu2
- Example Verilog code for Ulx3s☆40Updated 2 years ago
- A SoC for DOOM☆16Updated 3 years ago
- A cheap iCE40 development board, designed on and for Raspberry Pi☆28Updated 5 years ago
- Using VexRiscv without installing Scala☆36Updated 3 years ago
- UPduino☆26Updated 4 years ago
- Mini CPU design with JTAG UART support☆18Updated 3 years ago
- CMod-S6 SoC☆36Updated 6 years ago
- Open Processor Architecture☆26Updated 8 years ago
- A lightweight, open source and FPGA-friendly 32-bit CPU core based on an original instruction set☆59Updated last week
- A reimplementation of a tiny stack CPU☆80Updated 11 months ago
- mystorm sram test☆26Updated 7 years ago
- A pipelined, in-order, scalar VHDL implementation of the MRISC32 ISA☆22Updated last year
- User-friendly explanation of Yosys options☆111Updated 3 years ago
- Tools for FPGA development.☆44Updated last year
- Reusable Verilog 2005 components for FPGA designs☆36Updated last year
- Opensource building blocks for TinyFPGA microcontrollers and retro computers.☆17Updated 7 years ago
- IEEE 754 single precision floating point library in systemverilog and vhdl☆26Updated 3 weeks ago
- PicoRV☆43Updated 4 years ago
- SDRAM controller with multiple wishbone slave ports☆27Updated 6 years ago
- IceCore Ice40 HX based modular core☆44Updated 3 years ago
- Python module containing verilog files for rocket cpu (for use with LiteX).☆13Updated last month
- Wishbone controlled I2C controllers☆43Updated 8 months ago
- an inverter drawn in magic with makefile to simulate☆26Updated 2 years ago
- Fully featured implementation of Inter-IC (I2C) bus master for FPGAs☆22Updated 4 years ago
- Portable HyperRAM controller☆48Updated 2 weeks ago
- A basic HyperRAM controller for Lattice iCE40 Ultraplus FPGAs☆58Updated 5 years ago
- Portable Verilog RTL interface to S27KL0641DABHI020 64Mbit HyperRAM IC☆82Updated 6 years ago
- Device description files (architecture, timing, configuration bitstream, and general documentation) for EOS S3 MCU+eFPGA SoC☆25Updated 3 years ago
- Example litex Risc-V SOC and some example code projects in multiple languages.☆66Updated last year