A pipelined brainfuck softcore in Verilog
☆19Aug 5, 2014Updated 11 years ago
Alternatives and similar repositories for bfcpu2
Users that are interested in bfcpu2 are comparing it to the libraries listed below
Sorting:
- A simple tool to demonstrate the physical design steps of VLSI Design Flow.☆11Dec 13, 2020Updated 5 years ago
- Collaborative project to create an advanced GPU, with additional features to flesh-out the peripherals for a home-made, DIY computer.☆18Feb 26, 2023Updated 3 years ago
- Project 2.2 Frequency counter☆12May 30, 2025Updated 9 months ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆72Dec 17, 2025Updated 3 months ago
- IP cores for the FPGA Libre project☆12Aug 7, 2017Updated 8 years ago
- IEEE Executive project for the year 2021-2022☆11Nov 22, 2022Updated 3 years ago
- Cross EDA Abstraction and Automation☆41Nov 17, 2025Updated 4 months ago
- APB Logic☆24Feb 24, 2026Updated 3 weeks ago
- Example of a full DC synthesis script for a simple design☆14Feb 25, 2019Updated 7 years ago
- USB capture IP☆25Jun 6, 2020Updated 5 years ago
- Implementation of a binary search tree algorithm in a FPGA/ASIC IP☆21Sep 5, 2021Updated 4 years ago
- Post-synthesis power optimization via dual-Vth cell assignment and gate re-sizing. Scripting in TCL with custom commands written for Syno…☆13Jun 9, 2021Updated 4 years ago
- Multi-threaded 32-bit embedded core family.☆24Jul 9, 2012Updated 13 years ago
- Two Verilog SPI module implementations (hard and soft) with advanced options and AXI Full Interface☆22Nov 21, 2017Updated 8 years ago
- ☆15Mar 19, 2022Updated 4 years ago
- This is a hardware implementation of exact multiply accumulator for 32-bit posit number with es=2☆17Jan 27, 2018Updated 8 years ago
- Z80 diassembler/assembler/emulator in golang☆11Oct 28, 2024Updated last year
- Portable inter-process communication for Lua☆48Jul 4, 2019Updated 6 years ago
- StickIt! board and modules that support the XuLA FPGA board.☆21Dec 2, 2015Updated 10 years ago
- Approximate arithmetic circuits for FPGAs☆13Feb 19, 2020Updated 6 years ago
- Open Source Software development Kit for Graphics GPU for Xilinx Zu+ Platform.☆18Feb 28, 2025Updated last year
- Forth for the 8051☆33Dec 28, 2017Updated 8 years ago
- pure-python C types packer/unpacker☆19Mar 1, 2020Updated 6 years ago
- TCL, verilog and shell scripts used while learning Cadence genus, innovus and tempus tools.☆17Oct 24, 2021Updated 4 years ago
- Mathematical Functions in Verilog☆97Mar 7, 2021Updated 5 years ago
- Hardware Implementation of Sigmoid Function using verilog HDL☆16Dec 16, 2019Updated 6 years ago
- SystemVerilog HDL and TB code Deep Neural Network Hardware Accelerator implementation on zybo 7010 FPGA and also C code for Vivado SDK So…☆111Apr 3, 2020Updated 5 years ago
- My configures and setup when installing a new machine.☆11Jul 30, 2023Updated 2 years ago
- A portable Forth compiler☆12Nov 24, 2024Updated last year
- Skid Buffer and Pipeline Skid Buffer designed in Verilog/System Verilog.☆31Nov 3, 2025Updated 4 months ago
- Stack CPU Work In Progress☆30Jan 1, 2024Updated 2 years ago
- Synopsys Design compiler, VCS and Tetra-MAX☆19May 29, 2018Updated 7 years ago
- Java library for parsing and manipulating graph representations of gate-level Verilog netlists☆15Jan 9, 2017Updated 9 years ago
- Minimal FPGA Processor Core for Stack-based CPU for CPLDs Using Bit-Serial Architecture☆18Sep 6, 2013Updated 12 years ago
- A fast, deterministic, non-cryptographic hash for use in hash tables for Rust☆15Jan 12, 2021Updated 5 years ago
- MSX Documentation from various disk magazines like Sunrise Special, Future Disk etc☆11Feb 5, 2022Updated 4 years ago
- Crossplatform port of original Quake Remake mod with modern Xash3D FWGS build☆13Feb 10, 2025Updated last year
- A small and simple rv32i core written in Verilog☆17Jul 29, 2022Updated 3 years ago
- Make a rust executable that runs on AWS lambda☆10Mar 2, 2021Updated 5 years ago