16QAM modulation and demodulation by Verilog
☆20Jan 4, 2021Updated 5 years ago
Alternatives and similar repositories for 16QAM
Users that are interested in 16QAM are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- DSP University Project - Matlab, Simulations, and Verilog Files☆14Jan 14, 2020Updated 6 years ago
- 16-QAM implemented on Xilinx Basys3, running at 100 MHz, sending the preamble of the U.S. const.☆10Nov 14, 2018Updated 7 years ago
- C Crypto library supporting DES, AES128, SHA256, CCM-AES128, ECDSA, ECDH, PKCS#1 v1.5☆15Jan 24, 2022Updated 4 years ago
- Zest is a FMC mezzanine board with 8 ADC channels and 2 DACs☆11Nov 6, 2024Updated last year
- Verilog module for I2C Master, up to 16 bit sub addr, 7bit slave address, and multiple byte read/write capable☆28Mar 3, 2026Updated 6 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Implementation of cryptographic algorithm with verilog hdl(such as des,aes,sha,rsa,ecc etc.)☆43Dec 1, 2019Updated 6 years ago
- ☆14Jan 23, 2024Updated 2 years ago
- 异步FIFO的内部实现☆25Aug 26, 2018Updated 8 years ago
- 数字信号处理 16QAM信号调制与解调☆13Jan 27, 2021Updated 5 years ago
- In this project, I am developing an I2C interface (IIC, TWI) for the FPGA platform. In this project I use the Verilog HDL digital hardwar…☆21Apr 9, 2020Updated 6 years ago
- 对16QAM信号进行解调，同步头的提取，解调出同相和正交信号，将滤波后的I路和Q路信号叠加，画出星座图，再对星座图的偏移进行纠正☆12Mar 22, 2021Updated 5 years ago
- 简单的未优化的SRT除法器☆13Jun 16, 2024Updated 2 years ago
- Verilog UART FIFO that will just echo back characters. Useful for testing the communications path.☆13May 5, 2015Updated 11 years ago
- Project 2.2 Frequency counter☆12May 30, 2025Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- This is my MTech Thesis Dissertation Topic.☆11Oct 21, 2022Updated 3 years ago
- ☆21Updated this week
- Interface Protocol in Verilog☆52Aug 2, 2019Updated 7 years ago
- Partial Verilog implimentation of a WiMAX OFDM Phy☆19May 28, 2012Updated 14 years ago
- 最小和算法实现☆10Jul 12, 2020Updated 6 years ago
- 🔧 Verilog plugin for Sublime Text 2/3. It helps to generate a simple testbench, instantiate a module, insert a user-header, repeat codes…☆46Mar 27, 2026Updated 5 months ago
- FIR band-pass filter using Verilog HDL.☆14Sep 7, 2026Updated 2 weeks ago
- 大一上学期C++课程设计——学生成绩管理系统（QT项目）☆12Jun 22, 2022Updated 4 years ago
- FPGA/hardware design of openwifi☆18Nov 28, 2025Updated 9 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Digital Systems Course Project: Fake Currency Detection in Verilog using Basys3 FPGA and MATLAB☆10Sep 30, 2020Updated 5 years ago
- RFID tag and tester in Verilog☆41Apr 4, 2013Updated 13 years ago
- Python tools for processing Verilog files☆10Dec 7, 2011Updated 14 years ago
- How to connect an USB Keyboard / Mouse to a embedded system with a CH9350 Chip☆27Sep 30, 2022Updated 3 years ago
- Master and Slave made using AMBA AXI4 Lite protocol.☆33Oct 9, 2020Updated 5 years ago
- Uses the D8M camera module, then processes the image to detect red objects, and then overlay an x,y crosshair on the largest red object. …☆15Jan 19, 2018Updated 8 years ago
- Verilog Code for a JPEG Decoder☆34Mar 7, 2018Updated 8 years ago
- Approximate arithmetic circuits for FPGAs☆13Feb 19, 2020Updated 6 years ago
- Verilog HDL implementation of an ECHO machine and an FIR filter that filters out a specific noise. More details provided in individual fi…☆10Aug 25, 2019Updated 7 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A min-sum LDPC decoder written in SystemVerilog (IEEE 1800-2012)☆12Jan 8, 2021Updated 5 years ago
- Design a median filter for a Generic RGB image.☆14Mar 6, 2019Updated 7 years ago
- SCARV: a side-channel hardened RISC-V platform☆28Jan 11, 2023Updated 3 years ago
- Implementation of the CMAC keyed hash function using AES as block cipher.☆16Apr 2, 2025Updated last year
- Codes for femtosecond laser interaction research☆13Aug 10, 2026Updated last month
- A design of 15-order FIR filter using Verilog, with modulation and demodulation system using MATLAB☆11Aug 15, 2020Updated 6 years ago
- Using Tensorflow to do face_rank☆14Jan 23, 2018Updated 8 years ago