16QAM modulation and demodulation by Verilog
☆20Jan 4, 2021Updated 5 years ago
Alternatives and similar repositories for 16QAM
Users that are interested in 16QAM are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- C Crypto library supporting DES, AES128, SHA256, CCM-AES128, ECDSA, ECDH, PKCS#1 v1.5☆15Jan 24, 2022Updated 4 years ago
- Implementation of cryptographic algorithm with verilog hdl(such as des,aes,sha,rsa,ecc etc.)☆43Dec 1, 2019Updated 6 years ago
- 数字信号处理 16QAM信号调制与解调☆13Jan 27, 2021Updated 5 years ago
- In this project, I am developing an I2C interface (IIC, TWI) for the FPGA platform. In this project I use the Verilog HDL digital hardwar…☆21Apr 9, 2020Updated 6 years ago
- 对16QAM信号进行解调，同步头的提取，解调出同相和正交信号，将滤波后的I路和Q路信号叠加，画出星座图，再对星座图的偏移进行纠正☆12Mar 22, 2021Updated 5 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- 简单的未优化的SRT除法器☆12Jun 16, 2024Updated 2 years ago
- Verilog UART FIFO that will just echo back characters. Useful for testing the communications path.☆13May 5, 2015Updated 11 years ago
- A 2D mesh Network on Chip with 5-stage pipelined router, all implemented in Verilog and run on Artix-7 FPGA.☆21May 30, 2023Updated 3 years ago
- UART in Verilog and VHDL☆17Aug 21, 2022Updated 3 years ago
- Project 2.2 Frequency counter☆12May 30, 2025Updated last year
- This is my MTech Thesis Dissertation Topic.☆10Oct 21, 2022Updated 3 years ago
- ☆18Jul 9, 2026Updated 2 weeks ago
- Interface Protocol in Verilog☆52Aug 2, 2019Updated 6 years ago
- Partial Verilog implimentation of a WiMAX OFDM Phy☆19May 28, 2012Updated 14 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- 最小和算法实现☆10Jul 12, 2020Updated 6 years ago
- 🔧 Verilog plugin for Sublime Text 2/3. It helps to generate a simple testbench, instantiate a module, insert a user-header, repeat codes…☆45Mar 27, 2026Updated 3 months ago
- 该项目是基于Python和数据库实现的学生信息管理系统☆12Jul 21, 2021Updated 5 years ago
- FIR band-pass filter using Verilog HDL.☆13Sep 6, 2020Updated 5 years ago
- 大一上学期C++课程设计——学生成绩管理系统（QT项目）☆12Jun 22, 2022Updated 4 years ago
- Gender Detection From Facial Features using various methods like Eigenfaces,K-means,PCA then SVM☆11Dec 14, 2016Updated 9 years ago
- Digital Systems Course Project: Fake Currency Detection in Verilog using Basys3 FPGA and MATLAB☆10Sep 30, 2020Updated 5 years ago
- How to connect an USB Keyboard / Mouse to a embedded system with a CH9350 Chip☆27Sep 30, 2022Updated 3 years ago
- Python tools for processing Verilog files☆10Dec 7, 2011Updated 14 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- Master and Slave made using AMBA AXI4 Lite protocol.☆32Oct 9, 2020Updated 5 years ago
- Verilog Code for a JPEG Decoder☆34Mar 7, 2018Updated 8 years ago
- Verilog HDL implementation of an ECHO machine and an FIR filter that filters out a specific noise. More details provided in individual fi…☆10Aug 25, 2019Updated 6 years ago
- A min-sum LDPC decoder written in SystemVerilog (IEEE 1800-2012)☆13Jan 8, 2021Updated 5 years ago
- Design a median filter for a Generic RGB image.☆14Mar 6, 2019Updated 7 years ago
- File editor for the Xilinx AXI Traffic Generator IP☆17Feb 9, 2026Updated 5 months ago
- SCARV: a side-channel hardened RISC-V platform☆28Jan 11, 2023Updated 3 years ago
- Codes for femtosecond laser interaction research☆13Jun 25, 2025Updated last year
- A design of 15-order FIR filter using Verilog, with modulation and demodulation system using MATLAB☆11Aug 15, 2020Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Using Tensorflow to do face_rank☆14Jan 23, 2018Updated 8 years ago
- 基于傅里叶变换的降噪与基于深度学习的语音识别的多功能系统☆15Jun 2, 2023Updated 3 years ago
- Zedboard projects☆11May 15, 2016Updated 10 years ago
- 密码本（微信小程序）☆11Jul 17, 2019Updated 7 years ago
- AES-128 Encryption☆11Jul 17, 2014Updated 12 years ago
- SPI to I2C Protocol Conversion Using Verilog. Final Year BTech project. Also published an IEEE paper.☆15Jul 28, 2021Updated 4 years ago
- 软件无线电，使用FPGA进行正交解调。☆23Feb 18, 2019Updated 7 years ago