16QAM modulation and demodulation by Verilog
☆20Jan 4, 2021Updated 5 years ago
Alternatives and similar repositories for 16QAM
Users that are interested in 16QAM are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- DSP University Project - Matlab, Simulations, and Verilog Files☆14Jan 14, 2020Updated 6 years ago
- 16-QAM implemented on Xilinx Basys3, running at 100 MHz, sending the preamble of the U.S. const.☆10Nov 14, 2018Updated 7 years ago
- C Crypto library supporting DES, AES128, SHA256, CCM-AES128, ECDSA, ECDH, PKCS#1 v1.5☆15Jan 24, 2022Updated 4 years ago
- Implementation of cryptographic algorithm with verilog hdl(such as des,aes,sha,rsa,ecc etc.)☆43Dec 1, 2019Updated 6 years ago
- Verilog module for I2C Master, up to 16 bit sub addr, 7bit slave address, and multiple byte read/write capable☆29Mar 3, 2026Updated 7 months ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Zest is a FMC mezzanine board with 8 ADC channels and 2 DACs☆12Oct 21, 2026Updated last week
- This project is based on Digital VLSI Testing and Testability. The netlist is given as input, the code performs Dominance fault collapsin…☆11Nov 16, 2021Updated 4 years ago
- 数字信号处理 16QAM信号调制与解调☆13Jan 27, 2021Updated 5 years ago
- USB keyboard/mouse to PS/2 interface converter using a Raspberry Pi Pico☆12Sep 11, 2022Updated 4 years ago
- In this project, I am developing an I2C interface (IIC, TWI) for the FPGA platform. In this project I use the Verilog HDL digital hardwar…☆21Apr 9, 2020Updated 6 years ago
- 异步FIFO的内部实现☆25Aug 26, 2018Updated 8 years ago
- Verilog UART FIFO that will just echo back characters. Useful for testing the communications path.☆13May 5, 2015Updated 11 years ago
- A VHDL implementation of 128 bit AES encryption with a PCIe interface.☆27Jan 9, 2017Updated 9 years ago
- Project 2.2 Frequency counter☆12May 30, 2025Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A 2D mesh Network on Chip with 5-stage pipelined router, all implemented in Verilog and run on Artix-7 FPGA.☆21May 30, 2023Updated 3 years ago
- 16-channel 125MS/s 16bit DAC in FMC form factor.☆19Jun 19, 2024Updated 2 years ago
- ☆14Jan 23, 2024Updated 2 years ago
- 简单的未优化的SRT除法器☆13Jun 16, 2024Updated 2 years ago
- ☆24Oct 21, 2026Updated last week
- - Use FPGA to implement MIPI interface; - Get command from PC through USB communication; - Decode command in FPGA☆13Jul 18, 2017Updated 9 years ago
- Interface Protocol in Verilog☆52Aug 2, 2019Updated 7 years ago
- This is my MTech Thesis Dissertation Topic.☆11Oct 21, 2022Updated 4 years ago
- Digital Systems Course Project: Fake Currency Detection in Verilog using Basys3 FPGA and MATLAB☆10Sep 30, 2020Updated 6 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Partial Verilog implimentation of a WiMAX OFDM Phy☆19May 28, 2012Updated 14 years ago
- UART in Verilog and VHDL☆18Aug 21, 2022Updated 4 years ago
- Gender Detection From Facial Features using various methods like Eigenfaces,K-means,PCA then SVM☆11Dec 14, 2016Updated 9 years ago
- FPGA/hardware design of openwifi☆19Oct 6, 2026Updated 3 weeks ago
- FIR band-pass filter using Verilog HDL.☆14Sep 7, 2026Updated last month
- Code for paper entitled "Low Cost FPGA based Implementation of a DRFM System"☆32Dec 10, 2021Updated 4 years ago
- 最小和算法实现☆10Jul 12, 2020Updated 6 years ago
- A Multimodal Facial Biometric System for Recognition, Gender Classification, Emotion Recognition and Face-Shape Prediciton☆20May 22, 2025Updated last year
- 🔧 Verilog plugin for Sublime Text 2/3. It helps to generate a simple testbench, instantiate a module, insert a user-header, repeat codes…☆46Mar 27, 2026Updated 7 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆23Apr 8, 2024Updated 2 years ago
- 基于Surprise实现的具有完整功能的推荐系统服务，并利用flask框架实现了简单的接口调用☆11Jan 20, 2021Updated 5 years ago
- AES-128 Encryption☆11Jul 17, 2014Updated 12 years ago
- Device: Zedboard xc7z020clg484-1, Clock Rate: 319 MHz, Tool: Vivado 2018.3, Language: Verilog☆12Feb 1, 2021Updated 5 years ago
- A design of 15-order FIR filter using Verilog, with modulation and demodulation system using MATLAB☆11Aug 15, 2020Updated 6 years ago
- AES☆16Oct 4, 2022Updated 4 years ago
- 密码本（微信小程序）☆11Jul 17, 2019Updated 7 years ago