16QAM modulation and demodulation by Verilog
☆22Jan 4, 2021Updated 5 years ago
Alternatives and similar repositories for 16QAM
Users that are interested in 16QAM are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- DSP University Project - Matlab, Simulations, and Verilog Files☆14Jan 14, 2020Updated 6 years ago
- Zest is a FMC mezzanine board with 8 ADC channels and 2 DACs☆11Nov 6, 2024Updated last year
- ☆14Jan 23, 2024Updated 2 years ago
- Implementation of cryptographic algorithm with verilog hdl(such as des,aes,sha,rsa,ecc etc.)☆43Dec 1, 2019Updated 6 years ago
- 数字信号处理 16QAM信号调制与解调☆13Jan 27, 2021Updated 5 years ago
- 异步FIFO的内部实现☆25Aug 26, 2018Updated 7 years ago
- Verilog module for I2C Master, up to 16 bit sub addr, 7bit slave address, and multiple byte read/write capable☆27Mar 3, 2026Updated 3 weeks ago
- 对16QAM信号进行解调，同步头的提取，解调出同相和正交信号，将滤波后的I路和Q路信号叠加，画出星座图，再 对星座图的偏移进行纠正☆11Mar 22, 2021Updated 5 years ago
- In this project, I am developing an I2C interface (IIC, TWI) for the FPGA platform. In this project I use the Verilog HDL digital hardwar…☆21Apr 9, 2020Updated 5 years ago
- 简单的未优化的SRT除法器☆12Jun 16, 2024Updated last year
- Verilog UART FIFO that will just echo back characters. Useful for testing the communications path.☆13May 5, 2015Updated 10 years ago
- RFID tag and tester in Verilog☆42Apr 4, 2013Updated 12 years ago
- Project 2.2 Frequency counter☆12May 30, 2025Updated 9 months ago
- Partial Verilog implimentation of a WiMAX OFDM Phy☆19May 28, 2012Updated 13 years ago
- Interface Protocol in Verilog☆52Aug 2, 2019Updated 6 years ago
- Welcome to the JavaFX Client-Server Chat Application, a practice example for honing your skills in network programming, client-server com…☆12Jun 17, 2023Updated 2 years ago
- 最小和算法实现☆10Jul 12, 2020Updated 5 years ago
- This is my MTech Thesis Dissertation Topic.☆10Oct 21, 2022Updated 3 years ago
- FIR band-pass filter using Verilog HDL.☆13Sep 6, 2020Updated 5 years ago
- 🔧 Verilog plugin for Sublime Text 2/3. It helps to generate a simple testbench, instantiate a module, insert a user-header, repeat codes…☆45Jan 22, 2026Updated 2 months ago
- FPGA/hardware design of openwifi☆17Nov 28, 2025Updated 3 months ago
- A design of 15-order FIR filter using Verilog, with modulation and demodulation system using MATLAB☆10Aug 15, 2020Updated 5 years ago
- Python tools for processing Verilog files☆10Dec 7, 2011Updated 14 years ago
- Dual FMC FPGA carrier board developed for general purpose use in particle accelerator electronics instrumentation.☆30Jun 4, 2025Updated 9 months ago
- How to connect an USB Keyboard / Mouse to a embedded system with a CH9350 Chip☆25Sep 30, 2022Updated 3 years ago
- ☆24Apr 8, 2024Updated last year
- Verilog Code for a JPEG Decoder☆34Mar 7, 2018Updated 8 years ago
- Uses the D8M camera module, then processes the image to detect red objects, and then overlay an x,y crosshair on the largest red object. …☆15Jan 19, 2018Updated 8 years ago
- A min-sum LDPC decoder written in SystemVerilog (IEEE 1800-2012)☆12Jan 8, 2021Updated 5 years ago
- File editor for the Xilinx AXI Traffic Generator IP☆17Feb 9, 2026Updated last month
- SCARV: a side-channel hardened RISC-V platform☆28Jan 11, 2023Updated 3 years ago
- Approximate arithmetic circuits for FPGAs☆13Feb 19, 2020Updated 6 years ago
- Implementation of the CMAC keyed hash function using AES as block cipher.☆16Apr 2, 2025Updated 11 months ago
- Master and Slave made using AMBA AXI4 Lite protocol.☆31Oct 9, 2020Updated 5 years ago
- 基于Surprise实现的具有完整功能的推荐系统服务，并利用flask框架实现了简单的接口调用☆11Jan 20, 2021Updated 5 years ago
- Zedboard projects☆11May 15, 2016Updated 9 years ago
- AES-128 Encryption☆10Jul 17, 2014Updated 11 years ago
- Using Tensorflow to do face_rank☆14Jan 23, 2018Updated 8 years ago
- 密码本（微信小程序）☆11Jul 17, 2019Updated 6 years ago