qxdn / 16QAMLinks
16QAM modulation and demodulation by Verilog
☆20Updated 4 years ago
Alternatives and similar repositories for 16QAM
Users that are interested in 16QAM are comparing it to the libraries listed below
Sorting:
- 基于FPGA的FFT☆18Updated 6 years ago
- 异步FIFO的内部实现☆24Updated 6 years ago
- implementation in verilog rtl for an FPGA to detect the presence of a face in an image☆10Updated 4 years ago
- SPI to I2C Protocol Conversion Using Verilog. Final Year BTech project. Also published an IEEE paper.☆10Updated 3 years ago
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆36Updated 4 years ago
- SPI interface connect to APB BUS with Verilog HDL☆31Updated 3 years ago
- This IP provides a bridge between UART signals and the Advanced Microcontroller Bus Architecture (AMBA®) AXI4 Lite interface.☆20Updated 6 years ago
- ☆16Updated 6 years ago
- MMC小组开发的一个基于Cortex-M0的ARM处理器核的无线SOC设计☆22Updated 2 years ago
- USB2.0 Device Controller IP Core☆11Updated last year
- 软件无线电,使用FPGA进行正交解调。☆22Updated 6 years ago
- Project in Course named DESIGN AND IMPLEMENTATION OF COMMUNICATION PROTOCOLS in FCU☆14Updated 10 years ago
- Implementation of the PCIe physical layer☆42Updated last month
- Reed Solomon Encoder and Decoder Digital IP☆21Updated 5 years ago
- R22SDF FFT VLSI/FPGA investigate and implementation☆15Updated 3 years ago
- Verilog code for an efficient and scalable DFT calculator (using the FFT algorithm). Meant to be implemented on an Intel DE10-Lite FPGA d…☆15Updated 4 years ago
- USB2.0 Verilog☆17Updated 6 years ago
- Raptor is an SoC Design Template based on Arm Cortex M0 or M3 core.☆20Updated 5 years ago
- 这是使用FPGA开发CMOS的两个真实项目,之前的fpga_design仅是一个未完善的版本,同时也删除了一些与项目无关的东西☆35Updated 7 years ago
- In this project, I am developing an I2C interface (IIC, TWI) for the FPGA platform. In this project I use the Verilog HDL digital hardwar…☆17Updated 5 years ago
- Verification IP for Watchdog☆11Updated 4 years ago
- Verilog Modules for a Digital PI Controller implemented on a Digilent NEXYS 4-DDR FPGA☆32Updated 4 years ago
- LMS-Adaptive Filter implement using verilog and Matlab☆43Updated 8 years ago
- Attempt to setup a bridge between AHB and I2C by constructing dedicated modules of AHB master , AHB slave , APB master , APB slave, I2C m…☆22Updated 6 years ago
- ☆17Updated 10 years ago
- An efficient implementation of the Viterbi decoding algorithm in Verilog☆54Updated last year
- 2018第二届全国大学生FPGA创新设计邀请赛的作品☆60Updated 6 years ago
- 七路图像在FPGA中实现拼接,代码会不断添加进来。☆25Updated 3 years ago
- minimal code to access ps DDR from PL☆20Updated 5 years ago
- HW JPEG decoder wrapper with AXI-4 DMA☆34Updated 4 years ago