qxdn / 16QAM
16QAM modulation and demodulation by Verilog
☆20Updated 4 years ago
Alternatives and similar repositories for 16QAM:
Users that are interested in 16QAM are comparing it to the libraries listed below
- SPI to I2C Protocol Conversion Using Verilog. Final Year BTech project. Also published an IEEE paper.☆9Updated 3 years ago
- Implementation of Partially Parellel LDPC Code Decoder in Verilog☆14Updated 4 years ago
- Reed Solomon Encoder and Decoder Digital IP☆19Updated 4 years ago
- Hardware Viterbi Decoder in verilog☆24Updated 5 years ago
- 异步FIFO的内部实现☆24Updated 6 years ago
- 基于FPGA的FFT☆12Updated 6 years ago
- Implementation of JESD204B Transport Layer & part of Data Link Layer☆33Updated 3 years ago
- Verilog code for an efficient and scalable DFT calculator (using the FFT algorithm). Meant to be implemented on an Intel DE10-Lite FPGA d…☆14Updated 4 years ago
- MMC小组开发的一个基于Cortex-M0的ARM处理器核的无线SOC设计☆21Updated last year
- LMS-Adaptive Filter implement using verilog and Matlab☆42Updated 8 years ago
- In this project, I am developing an I2C interface (IIC, TWI) for the FPGA platform. In this project I use the Verilog HDL digital hardwar…☆16Updated 4 years ago
- An efficient implementation of the Viterbi decoding algorithm in Verilog☆51Updated last year
- Attempt to setup a bridge between AHB and I2C by constructing dedicated modules of AHB master , AHB slave , APB master , APB slave, I2C m…☆21Updated 6 years ago
- SPI interface connect to APB BUS with Verilog HDL☆29Updated 3 years ago
- Project in Course named DESIGN AND IMPLEMENTATION OF COMMUNICATION PROTOCOLS in FCU☆14Updated 10 years ago
- FIR implemention with Verilog☆46Updated 5 years ago
- Partial Verilog implimentation of a WiMAX OFDM Phy☆18Updated 12 years ago
- Modified the conventional JPEG compression algorithm with Lloyd-Max Quantizer. Implemented in MATLAB and tested on Xilinx Artix-7 FPGA.☆16Updated 4 years ago
- Raptor is an SoC Design Template based on Arm Cortex M0 or M3 core.☆18Updated 5 years ago
- Router 1 x 3 verilog implementation☆13Updated 3 years ago
- A 32-point pipelined Fast Fourier transform processor, using single path delay architecture, and based on radix2-DIF(decimation-in-freque…☆45Updated 5 years ago
- ☆14Updated 5 years ago
- The Design and Implementation of a Pulse Compression Filter on an FPGA.☆28Updated 3 years ago
- RTL implementation of TFlite FPGA accelerator and RISC-V controller. 3D Object Detection based on LiDAR Point Clouds.☆11Updated 2 years ago
- Distributed arithmetic (DA) is another way of implementing a dot product where one of the arrays has constant elements. The DA can be eff…☆15Updated 3 years ago
- A 16-point radix-4 FFT chip, including Verilog codes, netlists and layout. Group project.☆60Updated 7 months ago
- LMS sound filtering by Verilog☆39Updated 4 years ago
- DSP with FPGAs 4. edition ISBN: 978-3-642-45308-3☆55Updated 2 years ago
- 七路图像在FPGA中实现拼接,代码会不断添加进来。☆24Updated 3 years ago
- AXI Interconnect☆47Updated 3 years ago