My solutions to Alteras example labs
☆62Jun 27, 2019Updated 7 years ago
Alternatives and similar repositories for AlteraDE2Labs_Verilog
Users that are interested in AlteraDE2Labs_Verilog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Project 2.2 Frequency counter☆12May 30, 2025Updated last year
- An introduction to integrated circuit design with Verilog and the Papilio Pro development board.☆15Jan 5, 2025Updated last year
- FPGA examples for 8bitworkshop.com☆30May 23, 2019Updated 7 years ago
- Using an Altera DE10-Lite FPGA development board to simulate an FFT processor. Audio input frequencies will be visualized onto a VGA disp…☆17May 5, 2020Updated 6 years ago
- Verilog Design, Simulation & Synthesis of Digital ASIC Projects☆20Jan 27, 2023Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Python tools for processing Verilog files☆10Dec 7, 2011Updated 14 years ago
- Tools for MacroSilicon MS210x USB video capture devices☆18Jul 1, 2020Updated 6 years ago
- VSCode extension that enables cpptools to automatically know the information parsed by CMake Tools (e.g. include directories and defines)☆16Nov 11, 2019Updated 6 years ago
- Approximate arithmetic circuits for FPGAs☆13Feb 19, 2020Updated 6 years ago
- A small and simple rv32i core written in Verilog☆18Jul 29, 2022Updated 3 years ago
- STM32 F4 based Active Noise Control for specially developed PCB board.☆18Mar 19, 2021Updated 5 years ago
- Implementation of Partially Parellel LDPC Code Decoder in Verilog☆15Jul 23, 2020Updated 5 years ago
- PREEMPT_RT Linux for Real-time Edge Software☆13Jul 9, 2026Updated last week
- HDMI + GPU-pipeline + FFT☆14Mar 4, 2016Updated 10 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Square Inch Synthesizer☆17Oct 21, 2018Updated 7 years ago
- C++ and Verilog to implement AES128☆24Apr 30, 2018Updated 8 years ago
- Implementation of FizzBuzz on an FPGA☆17Feb 26, 2018Updated 8 years ago
- Kho tài liệu đi từ nền tảng Điện tử căn bản đến Thiết kế vi mạch, tập trung vào Front-End (RTL/DV). Tích hợp kiến thức bổ trợ cho các hướ…☆72Updated this week
- (RETIRED see https://github.com/analogdevicesinc/hdl instead) FPGA interface reference designs for Analog Devices mixed signal IC product…☆93Sep 12, 2018Updated 7 years ago
- Java library for parsing and manipulating graph representations of gate-level Verilog netlists☆15Jan 9, 2017Updated 9 years ago
- Alternative Jetson Tegra TX file systems☆23Aug 1, 2017Updated 8 years ago
- A GUI tool to explore nearby BLE devices☆13Mar 26, 2021Updated 5 years ago
- cryptography ip-cores in vhdl / verilog☆42Feb 20, 2021Updated 5 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Python module containing verilog files for rocket cpu (for use with LiteX).☆14May 26, 2026Updated last month
- Student project for using audio on the DE2-115 FPGA development board.☆28Apr 28, 2018Updated 8 years ago
- ☆10Dec 29, 2015Updated 10 years ago
- Convert Verilog to a Hardcaml design☆22Updated this week
- Verilog Model for W25Q128JVxIM Serial Flash Memory☆18Jun 7, 2020Updated 6 years ago
- ☆11Mar 28, 2024Updated 2 years ago
- OpenFlow Switch Hardware Implement Code☆11Jul 1, 2015Updated 11 years ago
- 16QAM modulation and demodulation by Verilog☆21Jan 4, 2021Updated 5 years ago
- Python Class To Control RTC IC DS1302 On A Raspberry Pi GPIO. YouTube video: https://www.youtube.com/watch?v=5DRuJ1xPus8☆12Aug 28, 2015Updated 10 years ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- openCONFIGURATOR 2.X core library☆11Oct 19, 2018Updated 7 years ago
- NSCSCC “龙芯杯” 2024 个人赛 LoongArch 赛道三等奖☆19Aug 17, 2024Updated last year
- A pipelined brainfuck softcore in Verilog☆20Aug 5, 2014Updated 11 years ago
- A Platform for Digital Real-Time Control.☆15Jun 14, 2013Updated 13 years ago
- Submission template for Tiny Tapeout 8 - Verilog HDL Projects☆18Jul 12, 2024Updated 2 years ago
- An open source SDR SDRAM controller based on the AXI4 bus and verified by FPGA and tapeout. It can support memory particles of different …☆22May 12, 2025Updated last year
- Linux Traffic Control (TC) based implementation of Kubernetes NPWG MultiNetworkPolicy API☆12Jul 20, 2023Updated 2 years ago