My solutions to Alteras example labs
☆62Jun 27, 2019Updated 7 years ago
Alternatives and similar repositories for AlteraDE2Labs_Verilog
Users that are interested in AlteraDE2Labs_Verilog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- FPGA-based AI for Super Mario Bros. Designed for an Altera DE2☆35May 13, 2013Updated 13 years ago
- A CNC-fabricated mallet for use during assembly of the Wren chassis☆11Mar 14, 2022Updated 4 years ago
- Small, portable step unit for use during assembly of Wren chassis and throughout build.☆12Mar 14, 2022Updated 4 years ago
- A borderless window for Windows Qt Quick/QML applications.☆11Jun 30, 2020Updated 6 years ago
- FPGA examples for 8bitworkshop.com☆30May 23, 2019Updated 7 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- OSV in Rennes project main repository☆12Apr 26, 2017Updated 9 years ago
- ☆24Oct 21, 2026Updated last week
- The Module House is based on a fixed modular width, which allows ventilation between the two sides.☆13Oct 26, 2015Updated 11 years ago
- tw6869/65 media bridge driver☆11Jun 10, 2021Updated 5 years ago
- Metasys is the first open-source FPGA-based infrastructure with a prototype in a RISC-V core, to enable the rapid implementation and eval…☆16Jan 20, 2023Updated 3 years ago
- | + .. | μJoypad☆14Nov 4, 2012Updated 13 years ago
- ☆12Feb 17, 2023Updated 3 years ago
- LAYOUT FILES: AVR-ISP adapter: 6pin (2.54mm) --> 6pin pogo-pins (1.27mm).☆10Aug 19, 2016Updated 10 years ago
- Verilog implementation of Pac-Man made for a class's final project☆19Mar 7, 2012Updated 14 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- draw loads of type efficiently☆10Jan 2, 2014Updated 12 years ago
- Building FPGAs with Quartus+CMake☆18Aug 14, 2017Updated 9 years ago
- Fully connected dense neural network in SystemVerilog, synthesisable to an FPGA for neural network computation acceleration☆17Mar 15, 2023Updated 3 years ago
- Verilog Design, Simulation & Synthesis of Digital ASIC Projects☆20Jan 27, 2023Updated 3 years ago
- A CNC-manufactured internal door kit☆23Mar 14, 2022Updated 4 years ago
- A makefile for Energia libraries on MSP430☆14Oct 22, 2013Updated 13 years ago
- High-Resolution Trackball☆15May 1, 2012Updated 14 years ago
- RTL design of Systolic Arrays for matrix multiplication.☆16Dec 17, 2023Updated 2 years ago
- VSCode extension that enables cpptools to automatically know the information parsed by CMake Tools (e.g. include directories and defines)☆16Nov 11, 2019Updated 6 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- Tools for MacroSilicon MS210x USB video capture devices☆18Jul 1, 2020Updated 6 years ago
- Simple *nix CLI for grbl and Other ATmega Firmwares☆17Apr 14, 2014Updated 12 years ago
- The preemptive RTOS with Event-Driven framework for learning purposes.☆28Oct 6, 2026Updated 3 weeks ago
- Hardware Implementation of Sigmoid Function using verilog HDL☆16Dec 16, 2019Updated 6 years ago
- Rust wrapper for the Fast Artificial Neural Network library☆16Feb 2, 2024Updated 2 years ago
- This is a Wikished, a fork of the Wikihouse project.☆20Aug 6, 2014Updated 12 years ago
- Script to build the bootloader (u-boot) and bring all components to a bootable image for Intel (ALTERA) SoC-FPGAs☆10Jun 4, 2024Updated 2 years ago
- Quine–McCluskey algorithm implementation in C, C++ and C#☆11Oct 16, 2015Updated 11 years ago
- hardware implement of huffman coding(written in verilog)☆15Jul 30, 2017Updated 9 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- C++ and Verilog to implement AES128☆24Apr 30, 2018Updated 8 years ago
- Design of a specification for the automation of infrastructure deployments☆24Apr 6, 2022Updated 4 years ago
- ☆37Aug 24, 2026Updated 2 months ago
- ☆13Nov 3, 2022Updated 4 years ago
- HDMI + GPU-pipeline + FFT☆15Mar 4, 2016Updated 10 years ago
- Python module containing verilog files for rocket cpu (for use with LiteX).☆14Sep 24, 2026Updated last month
- CMake module for building Windows Installer packages with WiX toolset☆18Oct 31, 2022Updated 4 years ago