Alternatives and similar repositories for AlteraDE2Labs_Verilog

Users that are interested in AlteraDE2Labs_Verilog are comparing it to the libraries listed below

• Avnet / hdl
  ☆112Updated 5 months ago
• q3k / zturn-stuff
  Migrated to Codeberg
  ☆92Updated 8 years ago
• AngeloJacobo / FPGA_Book_Experiments
  My completed projects from "FPGA Prototyping by Verilog Examples" book by Pong P. Chu
  ☆143Updated 4 years ago
• westonb / OV7670-Verilog
  Verilog modules required to get the OV7670 camera working
  ☆73Updated 7 years ago
• ATaylorCEngFIET / MicroZed-Chronicles
  Source code from the MicroZed Chronicles blog hosted by Xcell Daily Blog
  ☆197Updated 6 years ago
• olofk / wb_intercon
  Wishbone interconnect utilities
  ☆41Updated 7 months ago
• ATaylorCEngFIET / Hackster
  Files used with hackster examples
  ☆146Updated 5 years ago
• ZipCPU / wbuart32
  A simple, basic, formally verified UART controller
  ☆309Updated last year
• ben-marshall / uart
  A simple implementation of a UART modem in Verilog.
  ☆154Updated 3 years ago
• xesscorp / VHDL_Lib
  Library of VHDL components that are useful in larger designs.
  ☆237Updated last year
• alexforencich / verilog-wishbone
  Verilog wishbone components
  ☆117Updated last year
• ZipCPU / openarty
  An Open Source configuration of the Arty platform
  ☆132Updated last year
• fusesoc / fusesoc-cores
  FuseSoC standard core library
  ☆147Updated 3 months ago
• gtaylormb / ultra96v2_imx219_to_displayport
  Raspberry Pi v2 camera (IMX219) to DisplayPort of Ultra96-V2 board through PL
  ☆71Updated 3 years ago
• hell03end / verilog-uart
  Simple 8-bit UART realization on Verilog HDL.
  ☆110Updated last year
• HDLForBeginners / Examples
  ☆101Updated 2 years ago
• ataradov / riscv
  Verilog implementation of a RISC-V core
  ☆124Updated 6 years ago
• freecores / verilog_fixed_point_math_library
  Fixed Point Math Library for Verilog
  ☆141Updated 11 years ago
• open-design / riscv-soc-cores
  ☆38Updated 4 years ago
• ZipCPU / qspiflash
  A set of Wishbone Controlled SPI Flash Controllers
  ☆88Updated 2 years ago
• k0nze / zedboard_axi4_master_burst_example
  Quick Example how to generate an custom AXI4 IP with AXI4-Full interface (burst) for the Zynq (ZedBoard)
  ☆44Updated 8 years ago
• analogdevicesinc / fpgahdl_xilinx
  (RETIRED see https://github.com/analogdevicesinc/hdl instead) FPGA interface reference designs for Analog Devices mixed signal IC product…
  ☆89Updated 6 years ago
• jakubcabal / uart-for-fpga
  Simple UART controller for FPGA written in VHDL
  ☆101Updated 4 years ago
• viktor-nikolov / MicroBlaze-DDR3-tutorial
  Tutorial of a HW design of MicroBlaze using DDR3 RAM on Arty A7 board; DDR3 RAM speed test application
  ☆55Updated last month
• freecores / ethmac
  Ethernet MAC 10/100 Mbps
  ☆84Updated 5 years ago
• FPGAwars / FPGA-peripherals
  Collection of open-source peripherals in Verilog
  ☆181Updated 3 years ago
• ZipCPU / cordic
  A series of CORDIC related projects
  ☆111Updated 9 months ago
• imrickysu / ZYNQ-Cookbook
  This is a wiki and code sharing for ZYNQ
  ☆74Updated 9 years ago
• jamieiles / uart
  Verilog UART
  ☆178Updated 12 years ago
• Xilinx / Embedded-Design-Tutorials
  ☆146Updated last week