YAVGroup / Verilog-OJLinks
Online judge server for Verilog | verilogoj.ustc.edu.cn
☆80Updated 11 months ago
Alternatives and similar repositories for Verilog-OJ
Users that are interested in Verilog-OJ are comparing it to the libraries listed below
Sorting:
- LLCL-MIPS is a superscalar MIPS processor, which supports MIPS Release 1 instructions and is capable of booting linux kernel. （第五届龙芯杯特等奖作…☆36Updated 3 years ago
- High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)☆80Updated last year
- ☆34Updated 5 years ago
- 复旦大学FDU1.1队在第四届“龙芯杯”的参赛作品☆43Updated 4 years ago
- A Verilator based SoC simulator that allows you to define AXI Slave interface in software.☆49Updated 6 months ago
- Code for "Computer Architecture" in 2020 Spring.☆28Updated 4 years ago
- a Quad-issue, Out-of-order Superscalar MIPS Processor Implemented in SystemVerilog☆47Updated last year
- ☆35Updated last year
- ☆26Updated 4 months ago
- A simple full system emulator. Currently support RV64IMACSU and MIPS32 and LoongArch32. Capable of booting Linux. Suitable for education …☆117Updated 7 months ago
- ☆17Updated 11 months ago
- A softcore microprocessor of MIPS32 architecture.☆39Updated 11 months ago
- Highly configurable out-of-order MIPS32 processor, capable of booting Linux.☆39Updated last year
- ☆19Updated 9 months ago
- 龙芯杯21个人赛作品☆36Updated 3 years ago
- Uranus MIPS processor by MaxXing & USTB NSCSCC team☆38Updated 5 years ago
- UltraMIPS SoC composed of dual-issue cpu, pipeline Cache and systematic peripheral.☆136Updated 11 months ago
- 一生一芯的信息发布和内容网站☆131Updated last year
- Recommended coding standard of Verilog and SystemVerilog.☆34Updated 3 years ago
- Asymmetric dual issue in-order microprocessor.☆34Updated 5 years ago
- 计算机组成原理课程 RISC-V 监控程序，支持 32 位和 64 位☆117Updated 8 months ago
- Introduction to Computer Systems (II), Spring 2021☆51Updated 3 years ago
- Documentation for Digital Design course☆20Updated 2 months ago
- A 32-bit 5-stage RISC-V pipeline processor core with traps, S privilege mode, virtual memory, cache, branch prediction and TLB. Powered b…☆14Updated last year
- Linux-capable in-order superscaler LoongArch32r processor. Silicon-proven.☆41Updated 10 months ago
- 可移植的 RISC-V 解释执行模拟器。模拟了常见的SoC外设，支持运行主线Linux。A portable RISC-V emulator working in instruction-interpreting way. Common SoC peripherals ar…☆91Updated 8 months ago
- 计算机组成原理课程32位监控程序☆48Updated 5 years ago
- 基于difftest改进的CPU敏捷开发框架（龙芯杯2024）☆16Updated 8 months ago
- VSH（SHell for Visualizing vcd file）项目为数字波形文件命令行查看器。☆19Updated last month
- nscscc2018☆26Updated 6 years ago