YAVGroup / Verilog-OJLinks
Online judge server for Verilog | verilogoj.ustc.edu.cn
☆82Updated last year
Alternatives and similar repositories for Verilog-OJ
Users that are interested in Verilog-OJ are comparing it to the libraries listed below
Sorting:
- LLCL-MIPS is a superscalar MIPS processor, which supports MIPS Release 1 instructions and is capable of booting linux kernel. （第五届龙芯杯特等奖作…☆37Updated 3 years ago
- 计算机组成原理课程 RISC-V 监控程序，支持 32 位和 64 位☆125Updated 2 months ago
- A Verilator based SoC simulator that allows you to define AXI Slave interface in software.☆50Updated 2 months ago
- 龙芯杯21个人赛作品☆36Updated 4 years ago
- High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)☆82Updated 2 years ago
- 一生一芯的信息发布和内容网站☆135Updated 2 years ago
- Recommended coding standard of Verilog and SystemVerilog.☆36Updated 4 years ago
- A simple full system emulator. Currently support RV64IMACSU and MIPS32 and LoongArch32. Capable of booting Linux. Suitable for education …☆119Updated last year
- ☆35Updated 6 years ago
- Introduction to Computer Systems (II), Spring 2021☆52Updated 4 years ago
- The source of my blog.☆54Updated this week
- 复旦大学FDU1.1队在第四届“龙芯杯”的参赛作品☆44Updated 5 years ago
- CQU Dual Issue Machine☆38Updated last year
- A softcore microprocessor of MIPS32 architecture.☆40Updated last year
- Project template for Artix-7 based Thinpad board☆52Updated 2 months ago
- Documentation for Digital Design course☆20Updated 5 months ago
- Uranus MIPS processor by MaxXing & USTB NSCSCC team☆38Updated 5 years ago
- Asymmetric dual issue in-order microprocessor.☆33Updated 6 years ago
- Linux-capable in-order superscaler LoongArch32r processor. Silicon-proven.☆45Updated last year
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆61Updated 3 years ago
- Code for "Computer Architecture" in 2020 Spring.☆28Updated 5 years ago
- a Quad-issue, Out-of-order Superscalar MIPS Processor Implemented in SystemVerilog☆50Updated last year
- SoC for CQU Dual Issue Machine☆12Updated 3 years ago
- Highly configurable out-of-order MIPS32 processor, capable of booting Linux.☆40Updated 2 years ago
- Naïve MIPS32 SoC implementation☆117Updated 5 years ago
- nscscc2018☆27Updated 7 years ago
- USTC Vlab 远程教学云桌面平台的使用文档☆46Updated last month
- ☆63Updated last month
- 计算机组成原理课程32位监控程序☆50Updated 5 years ago
- My knowledge base☆73Updated last month