YAVGroup / Verilog-OJ
Online judge server for Verilog | verilogoj.ustc.edu.cn
☆77Updated 8 months ago
Alternatives and similar repositories for Verilog-OJ:
Users that are interested in Verilog-OJ are comparing it to the libraries listed below
- High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)☆76Updated last year
- 复旦大学FDU1.1队在第四届“龙芯杯”的参赛作品☆42Updated 4 years ago
- Highly configurable out-of-order MIPS32 processor, capable of booting Linux.☆38Updated last year
- a Quad-issue, Out-of-order Superscalar MIPS Processor Implemented in SystemVerilog☆47Updated last year
- LLCL-MIPS is a superscalar MIPS processor, which supports MIPS Release 1 instructions and is capable of booting linux kernel. （第五届龙芯杯特等奖作…☆34Updated 3 years ago
- ☆33Updated last year
- Documentation for Digital Design course☆19Updated 2 weeks ago
- Introduction to Computer Systems (II), Spring 2021☆50Updated 3 years ago
- 龙芯杯21个人赛作品☆34Updated 3 years ago
- ☆34Updated 5 years ago
- A simple full system emulator. Currently support RV64IMACSU and MIPS32 and LoongArch32. Capable of booting Linux. Suitable for education …☆114Updated 4 months ago
- Recommended coding standard of Verilog and SystemVerilog.☆34Updated 3 years ago
- A Verilator based SoC simulator that allows you to define AXI Slave interface in software.☆47Updated 4 months ago
- ☆23Updated 2 months ago
- Code for "Computer Architecture" in 2020 Spring.☆28Updated 4 years ago
- 为了更好地 帮助后来的同学参加龙芯杯，草拟了这份建议，望对后来人有所帮助☆122Updated 4 years ago
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆60Updated 3 years ago
- Asymmetric dual issue in-order microprocessor.☆34Updated 5 years ago
- A tool to decode RISC-V and LoongArch and MIPS instructions in gtkwave☆30Updated 11 months ago
- UltraMIPS SoC composed of dual-issue cpu, pipeline Cache and systematic peripheral.☆128Updated 9 months ago
- A softcore microprocessor of MIPS32 architecture.☆39Updated 8 months ago
- 一生一芯的信息发布和内容网站☆128Updated last year
- Uranus MIPS processor by MaxXing & USTB NSCSCC team☆38Updated 5 years ago
- 计算机组成原理课程 RISC-V 监控程序，支持 32 位和 64 位☆117Updated 6 months ago
- 计算机组成原理课程32位监控程序☆48Updated 4 years ago
- MIPS32 CPU implemented in SystemVerilog, with superscalar and FPU support☆106Updated 5 years ago
- A RISC-V core running Debian (and a LoongArch core running Linux).☆22Updated last year
- This repository is used to release the experimental assignments of Computer Architecture Course from USTC☆37Updated 5 years ago
- Linux-capable in-order superscaler LoongArch32r processor. Silicon-proven.☆38Updated 7 months ago
- Yet another toy CPU.☆91Updated last year