YAVGroup / Verilog-OJ
Online judge server for Verilog | verilogoj.ustc.edu.cn
☆77Updated 4 months ago
Related projects ⓘ
Alternatives and complementary repositories for Verilog-OJ
- LLCL-MIPS is a superscalar MIPS processor, which supports MIPS Release 1 instructions and is capable of booting linux kernel. （第五届龙芯杯特等奖作…☆35Updated 2 years ago
- High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)☆69Updated last year
- ☆33Updated 5 years ago
- Code for "Computer Architecture" in 2020 Spring.☆29Updated 4 years ago
- 龙芯杯21个人赛作品☆34Updated 3 years ago
- a Quad-issue, Out-of-order Superscalar MIPS Processor Implemented in SystemVerilog☆45Updated 11 months ago
- Introduction to Computer Systems (II), Spring 2021☆48Updated 3 years ago
- 复旦大学FDU1.1队在第四届“龙芯杯”的参赛作品☆40Updated 4 years ago
- ☆31Updated last year
- Highly configurable out-of-order MIPS32 processor, capable of booting Linux.☆37Updated last year
- A simple full system emulator. Currently support RV64IMACSU and MIPS32 and LoongArch32. Capable of booting Linux. Suitable for education …☆107Updated 3 weeks ago
- UltraMIPS SoC composed of dual-issue cpu, pipeline Cache and systematic peripheral.☆121Updated 4 months ago
- A softcore microprocessor of MIPS32 architecture.☆39Updated 4 months ago
- Uranus MIPS processor by MaxXing & USTB NSCSCC team☆38Updated 4 years ago
- ☆43Updated 4 months ago
- Recommended coding standard of Verilog and SystemVerilog.☆33Updated 3 years ago
- USTC Vlab 远程教学云桌面平台的使用文档☆43Updated last month
- Documentation for Digital Design course☆19Updated 4 months ago
- Project template for Artix-7 based Thinpad board☆45Updated last year
- A Verilator based SoC simulator that allows you to define AXI Slave interface in software.☆43Updated 2 weeks ago
- MIPS32 CPU implemented in SystemVerilog, with superscalar and FPU support☆104Updated 5 years ago
- 为了更好地帮助后来的同学参加龙芯杯，草拟了这份建议，望对后来人有所帮助☆114Updated 4 years ago
- 一生一芯的信息发布和内容网站☆123Updated last year
- 计算机组成原理课程32位监控程序☆48Updated 4 years ago
- Asymmetric dual issue in-order microprocessor.☆34Updated 5 years ago
- An Automatic Theorem Prover for L(X) in Wang's Book (数理逻辑 第2版 汪芳庭) in Scala.☆12Updated 2 years ago
- NSCSCC 2020 - Yet Another MIPS Processor☆14Updated 3 years ago
- A 32-bit 5-stage RISC-V pipeline processor core with traps, S privilege mode, virtual memory, cache, branch prediction and TLB. Powered b…☆13Updated 9 months ago
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆55Updated 2 years ago