YAVGroup / Verilog-OJLinks
Online judge server for Verilog | verilogoj.ustc.edu.cn
☆80Updated last year
Alternatives and similar repositories for Verilog-OJ
Users that are interested in Verilog-OJ are comparing it to the libraries listed below
Sorting:
- LLCL-MIPS is a superscalar MIPS processor, which supports MIPS Release 1 instructions and is capable of booting linux kernel. （第五届龙芯杯特等奖作…☆36Updated 3 years ago
- 龙芯杯21个人赛作品☆35Updated 3 years ago
- A simple full system emulator. Currently support RV64IMACSU and MIPS32 and LoongArch32. Capable of booting Linux. Suitable for education …☆117Updated 9 months ago
- A Verilator based SoC simulator that allows you to define AXI Slave interface in software.☆49Updated 9 months ago
- High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)☆81Updated last year
- ☆44Updated this week
- A softcore microprocessor of MIPS32 architecture.☆40Updated last year
- 一生一芯的信息发布和内容网站☆132Updated last year
- Documentation for Digital Design course☆20Updated last month
- 复旦大学FDU1.1队在第四届“龙芯杯”的参赛作品☆43Updated 4 years ago
- Linux-capable in-order superscaler LoongArch32r processor. Silicon-proven.☆44Updated last year
- a Quad-issue, Out-of-order Superscalar MIPS Processor Implemented in SystemVerilog☆49Updated last year
- ☆35Updated 5 years ago
- Uranus MIPS processor by MaxXing & USTB NSCSCC team☆38Updated 5 years ago
- CQU Dual Issue Machine☆35Updated last year
- Introduction to Computer Systems (II), Spring 2021☆51Updated 4 years ago
- 计算机组成原理课程 RISC-V 监控程序，支持 32 位和 64 位☆118Updated 10 months ago
- Highly configurable out-of-order MIPS32 processor, capable of booting Linux.☆39Updated 2 years ago
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆62Updated 3 years ago
- 计算机组成原理课程32位监控程序☆50Updated 5 years ago
- Project template for Artix-7 based Thinpad board☆48Updated 2 years ago
- Asymmetric dual issue in-order microprocessor.☆34Updated 5 years ago
- ☆19Updated 11 months ago
- 适用于龙芯杯团队赛入门选手的应急cache模块☆28Updated last year
- Naïve MIPS32 SoC implementation☆115Updated 5 years ago
- Recommended coding standard of Verilog and SystemVerilog.☆34Updated 3 years ago
- VSH（SHell for Visualizing vcd file）项目为数字波形文件命令行查看器。☆20Updated 3 weeks ago
- Yet another toy CPU.☆91Updated last year
- PLCT工具箱☆32Updated 3 years ago
- ☆27Updated 6 months ago