☆18Jul 9, 2026Updated last week
Alternatives and similar repositories for digital-electronic-1-101
Users that are interested in digital-electronic-1-101 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆14Mar 4, 2025Updated last year
- A homebrew slot machine TITO, player tracking and display project☆38Updated this week
- Project 2.2 Frequency counter☆12May 30, 2025Updated last year
- 9-bit serial output hack for Arduino☆24Aug 14, 2024Updated last year
- Python tools for processing Verilog files☆10Dec 7, 2011Updated 14 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Lua and modules for developing stand-alone applications☆25Mar 1, 2026Updated 4 months ago
- Approximate arithmetic circuits for FPGAs☆13Feb 19, 2020Updated 6 years ago
- A small and simple rv32i core written in Verilog☆18Jul 29, 2022Updated 3 years ago
- Hardware Implementation of Sigmoid Function using verilog HDL☆16Dec 16, 2019Updated 6 years ago
- Implementation of Partially Parellel LDPC Code Decoder in Verilog☆15Jul 23, 2020Updated 5 years ago
- HDMI + GPU-pipeline + FFT☆14Mar 4, 2016Updated 10 years ago
- A sample Arduino sketch to drive one motor using the self balancing scooter motor controller - for 3.3V Arduino ONLY!☆38Jun 6, 2016Updated 10 years ago
- Export LiaScript courses into SCORM, IMS, PDF, Android APK, xAPI, ePub or a standalone WEB project ...☆28Jul 5, 2026Updated 2 weeks ago
- A minimal, airy light theme for Trilium with an optional distraction-free mode.☆45Feb 23, 2022Updated 4 years ago
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- Java library for parsing and manipulating graph representations of gate-level Verilog netlists☆15Jan 9, 2017Updated 9 years ago
- Python module containing verilog files for rocket cpu (for use with LiteX).☆14May 26, 2026Updated last month
- Convert Verilog to a Hardcaml design☆22Jul 10, 2026Updated last week
- Verilog Model for W25Q128JVxIM Serial Flash Memory☆18Jun 7, 2020Updated 6 years ago
- Controller module for RISC-V core CI/CD☆18Jul 13, 2026Updated last week
- This GitHub repository contains MATLAB and Simulink utilities and templates to get started developing algorithms for the RoboCup Virtual …☆35Aug 22, 2025Updated 10 months ago
- 16QAM modulation and demodulation by Verilog☆20Jan 4, 2021Updated 5 years ago
- Submission template for Tiny Tapeout 8 - Verilog HDL Projects☆18Jul 12, 2024Updated 2 years ago
- T18V2.2☆24Apr 9, 2019Updated 7 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- An open source SDR SDRAM controller based on the AXI4 bus and verified by FPGA and tapeout. It can support memory particles of different …☆22May 12, 2025Updated last year
- Fully Customizable Chat UI for different Frameworks☆27Jun 2, 2023Updated 3 years ago
- Submission template for Tiny Tapeout 7 - Verilog HDL Projects☆22May 30, 2024Updated 2 years ago
- A pipelined brainfuck softcore in Verilog☆20Aug 5, 2014Updated 11 years ago
- https://pypi.python.org/pypi/Verilog_VCD☆22Mar 16, 2017Updated 9 years ago
- My Solution to chapter exercises for Digital Design 6e - With Introduction to The Verilog HDL, VHDL and System Verilog☆22Mar 12, 2020Updated 6 years ago
- Verilog-A Preisach ferroelectric cap (PFECAP) simulation model for FET☆31Feb 16, 2020Updated 6 years ago
- Bitstream to Verilog decompiler for Lattice FPGA ECP5 chip.☆22Oct 10, 2021Updated 4 years ago
- A very simple computer written in Verilog, with a Python test bench☆20Jun 27, 2018Updated 8 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Final Project for my course in Advanced Verification with SystemVerilog OOP☆22Dec 17, 2021Updated 4 years ago
- HDL code for a complex multiplier with AXI stream interface☆17Mar 18, 2026Updated 4 months ago
- A customized RISCV core made using verilog☆18Mar 4, 2021Updated 5 years ago
- FPGA tutorial☆22Oct 3, 2020Updated 5 years ago
- Network-on-Chip simulator (Booksim) with hooks for co-simulating RTL designs in Verilog.☆25Nov 2, 2015Updated 10 years ago
- Cross EDA Abstraction and Automation☆42Nov 17, 2025Updated 8 months ago
- Efficient implementations of the transcendental functions☆28Dec 9, 2016Updated 9 years ago