☆24Oct 5, 2026Updated this week
Alternatives and similar repositories for digital-electronic-1-101
Users that are interested in digital-electronic-1-101 are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆14Mar 4, 2025Updated last year
- A homebrew slot machine TITO, player tracking and display project☆38Jul 17, 2026Updated 2 months ago
- Project 2.2 Frequency counter☆12May 30, 2025Updated last year
- 9-bit serial output hack for Arduino☆24Aug 14, 2024Updated 2 years ago
- Python tools for processing Verilog files☆10Dec 7, 2011Updated 14 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Lua and modules for developing stand-alone applications☆25Updated this week
- Approximate arithmetic circuits for FPGAs☆13Feb 19, 2020Updated 6 years ago
- Hardware Implementation of Sigmoid Function using verilog HDL☆16Dec 16, 2019Updated 6 years ago
- Implementation of Partially Parellel LDPC Code Decoder in Verilog☆15Jul 23, 2020Updated 6 years ago
- HDMI + GPU-pipeline + FFT☆15Mar 4, 2016Updated 10 years ago
- A sample Arduino sketch to drive one motor using the self balancing scooter motor controller - for 3.3V Arduino ONLY!☆38Jun 6, 2016Updated 10 years ago
- A minimal, airy light theme for Trilium with an optional distraction-free mode.☆46Feb 23, 2022Updated 4 years ago
- Java library for parsing and manipulating graph representations of gate-level Verilog netlists☆15Jan 9, 2017Updated 9 years ago
- Python module containing verilog files for rocket cpu (for use with LiteX).☆14Sep 24, 2026Updated 2 weeks ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A small and simple rv32i core written in Verilog☆19Jul 29, 2022Updated 4 years ago
- Convert Verilog to a Hardcaml design☆23Jul 10, 2026Updated 3 months ago
- Controller module for RISC-V core CI/CD☆18Sep 17, 2026Updated 3 weeks ago
- This GitHub repository contains MATLAB and Simulink utilities and templates to get started developing algorithms for the RoboCup Virtual …☆36Aug 22, 2025Updated last year
- 16QAM modulation and demodulation by Verilog☆20Jan 4, 2021Updated 5 years ago
- Submission template for Tiny Tapeout 8 - Verilog HDL Projects☆18Jul 12, 2024Updated 2 years ago
- T18V2.2☆24Apr 9, 2019Updated 7 years ago
- An open source SDR SDRAM controller based on the AXI4 bus and verified by FPGA and tapeout. It can support memory particles of different …☆22May 12, 2025Updated last year
- Fully Customizable Chat UI for different Frameworks☆26Jun 2, 2023Updated 3 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Export LiaScript courses into SCORM, IMS, PDF, Android APK, xAPI, ePub or a standalone WEB project ...☆29Oct 1, 2026Updated last week
- Submission template for Tiny Tapeout 7 - Verilog HDL Projects☆22May 30, 2024Updated 2 years ago
- A pipelined brainfuck softcore in Verilog☆20Aug 5, 2014Updated 12 years ago
- https://pypi.python.org/pypi/Verilog_VCD☆22Mar 16, 2017Updated 9 years ago
- Verilog Model for W25Q128JVxIM Serial Flash Memory☆18Jun 7, 2020Updated 6 years ago
- My Solution to chapter exercises for Digital Design 6e - With Introduction to The Verilog HDL, VHDL and System Verilog☆24Mar 12, 2020Updated 6 years ago
- Verilog-A Preisach ferroelectric cap (PFECAP) simulation model for FET☆31Feb 16, 2020Updated 6 years ago
- Bitstream to Verilog decompiler for Lattice FPGA ECP5 chip.☆23Oct 10, 2021Updated 5 years ago
- Final Project for my course in Advanced Verification with SystemVerilog OOP☆22Dec 17, 2021Updated 4 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- HDL code for a complex multiplier with AXI stream interface☆17Mar 18, 2026Updated 6 months ago
- FPGA tutorial☆22Oct 3, 2020Updated 6 years ago
- A customized RISCV core made using verilog☆18Mar 4, 2021Updated 5 years ago
- A very simple computer written in Verilog, with a Python test bench☆20Jun 27, 2018Updated 8 years ago
- Network-on-Chip simulator (Booksim) with hooks for co-simulating RTL designs in Verilog.☆24Nov 2, 2015Updated 10 years ago
- Cross EDA Abstraction and Automation☆43Updated this week
- Efficient implementations of the transcendental functions☆28Dec 9, 2016Updated 9 years ago