VoidMercy / Lattice-ECP5-Bitstream-Decompiler
Bitstream to Verilog decompiler for Lattice FPGA ECP5 chip.
☆20Updated 3 years ago
Alternatives and similar repositories for Lattice-ECP5-Bitstream-Decompiler:
Users that are interested in Lattice-ECP5-Bitstream-Decompiler are comparing it to the libraries listed below
- How to use the Intel JTAG primitive without using virtual JTAG☆16Updated 3 years ago
- Blink an LED on an FPGA in VHDL using ghdl, yosys and nextpnr☆26Updated 4 years ago
- ☆24Updated 4 years ago
- Waveform Generator☆11Updated 2 years ago
- The firmware, gateware, and host software of the ESP CPA Board.☆22Updated 9 months ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆37Updated 9 months ago
- An all-digital GPS disciplined oscillator using MMCM phase shift.☆27Updated 2 years ago
- SiLabs C8051F34x code protection bypass☆62Updated 3 years ago
- ☆22Updated 2 years ago
- A RISC-V SBC based around the LambdaConcept USB2Sniffer FPGA board.☆28Updated 4 years ago
- Dual-core RISC-V SoC with JTAG, atomics, SDRAM☆23Updated 3 years ago
- Verilog Language Extension for Visual Studio☆19Updated 4 years ago
- A repo of basic Verilog/SystemVerilog modules useful in other circuits.☆21Updated 7 years ago
- Tool for decoding mask programmed PLAs from die shots☆21Updated 4 years ago
- FPGA gateware and pre-build bitstreams that expose SPI over JTAG. The protocol is implemented (among others) by openocd.☆53Updated last year
- SD/MMC Analyzer for Saleae Logic☆38Updated 11 months ago
- Hogge Phase EMFI Detector☆15Updated 3 years ago
- An MPEG2 video decoder, written in Verilog and implemented in an FPGA chip.☆22Updated 5 years ago
- JTAG Hardware Abstraction Library☆36Updated last year
- An FPGA reverse engineering and documentation project☆36Updated last week
- Drop In USB CDC ACM core for iCE40 FPGA☆34Updated 3 years ago
- AGM bitstream utilities and decoded files from Supra☆41Updated 10 months ago
- 360nosc0pe Siglent SDS 1x0xX-E FPGA bitstreams☆16Updated 6 years ago
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆50Updated last year
- PS2 interface☆17Updated 7 years ago
- VexRiscV system with GDB-Server in Hardware☆20Updated last year
- USB 2.0 FS Device controller IP core written in SystemVerilog☆33Updated 6 years ago
- SPI flash MITM and emulation (QSPI is a WIP)☆20Updated 3 years ago
- Use an MPSSE FTDI device as a JTAG interface in Quartus tools☆17Updated 11 months ago
- FPGA board-level debugging and reverse-engineering tool☆34Updated last year