Alternatives and similar repositories for Lattice-ECP5-Bitstream-Decompiler

Users that are interested in Lattice-ECP5-Bitstream-Decompiler are comparing it to the libraries listed below

• debug-silicon / C8051F34x_Glitch
  SiLabs C8051F34x code protection bypass
  ☆69Updated 4 years ago
• courk / esp-cpa
  The firmware, gateware, and host software of the ESP CPA Board.
  ☆26Updated last year
• 360nosc0pe / fpga
  360nosc0pe Siglent SDS 1x0xX-E FPGA bitstreams
  ☆17Updated 7 years ago
• peterbjornx / pladecode
  Tool for decoding mask programmed PLAs from die shots
  ☆22Updated 5 years ago
• semify-eda / waveform-generator
  Waveform Generator
  ☆11Updated 3 years ago
• JohnDMcMaster / zorrom
  Mask ROM decoding utilities
  ☆74Updated 2 years ago
• Ravenslofty / mistral
  Cyclone V bitstream reverse-engineering project
  ☆129Updated 2 years ago
• djn3m0 / debit
  Reverse-engineering tools for FPGA bitstreams, Altera and Xilinx
  ☆89Updated 10 years ago
• tomverbeure / intel_jtag_primitive_blog
  How to use the Intel JTAG primitive without using virtual JTAG
  ☆17Updated 4 years ago
• Disasm / hc245t-bypass
  ☆25Updated 5 years ago
• whitequark / Yumewatari
  妖刀夢渡
  ☆63Updated 6 years ago
• meriac / OpenXC7-LiteX
  Container for compiling LiteX HDL FPGA designs using the free OpenXC7 tool chain and GitHub code spaces
  ☆26Updated 2 years ago
• azonenberg / jtaghal
  JTAG Hardware Abstraction Library
  ☆37Updated 2 years ago
• enjoy-digital / litex_rp2040_pmod_test
  Test of a RP2040 PMOD attached to a LiteX SoC.
  ☆28Updated 2 years ago
• jevinskie / litespih4x
  SPI flash MITM and emulation (QSPI is a WIP)
  ☆20Updated 3 years ago
• merlinepedra25 / Xilinx-Unprotect
  ☆53Updated 3 years ago
• kazkojima / colorlight-i5-tips
  Tiny tips for Colorlight i5 FPGA board
  ☆60Updated 4 years ago
• amaranth-lang / amaranth-stdio
  Industry standard I/O for Amaranth HDL
  ☆30Updated last year
• ultraembedded / usb_sniffer
  High Speed USB 2.0 capture device based on miniSpartan6+
  ☆59Updated 5 years ago
• ZiyangYE / General-Slow-DDR3-Interface
  A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.
  ☆38Updated last year
• 360nosc0pe / yocto
  360nosc0pe Yocto build environment
  ☆12Updated 7 years ago
• fallen / SucreLA
  Open source Logic Analyzer based on LiteX SoC
  ☆26Updated 8 months ago
• sergiopolog / tlcs90-rom-reader
  TLCS-90 ROM Reader
  ☆14Updated last month
• intel / aji_openocd
  A customized copy of OpenOCD able to access the jtagd/jtagserver distributed with Quartus. At present it is restricted to accessing the A…
  ☆13Updated 4 months ago
• whitequark / libfx2
  Chip support package for Cypress EZ-USB FX2 series microcontrollers
  ☆82Updated 2 months ago
• ghidraninja / piodisasm
  A disassembler for the RP2040 Programmable I/O State-machine!
  ☆36Updated 3 years ago
• j-marjanovic / jtag-quartus-ft232h
  ☆54Updated 3 years ago
• ironsteel / nes_ecp5
  NES FPGA implementation synthesized for the ulx3s ecp5 based fpga board
  ☆38Updated 3 years ago
• ktemkin / homebrew-oss-fpga
  Homebrew formulae for building FPGA bitstreams with open-source tools.
  ☆57Updated 3 years ago
• tomverbeure / cisco-hwic-3g-cdma
  Reverse Engineering of the Cisco HWIC-3G-CDMA PCB
  ☆43Updated last year