VoidMercy / Lattice-ECP5-Bitstream-Decompiler
Bitstream to Verilog decompiler for Lattice FPGA ECP5 chip.
☆20Updated 3 years ago
Alternatives and similar repositories for Lattice-ECP5-Bitstream-Decompiler:
Users that are interested in Lattice-ECP5-Bitstream-Decompiler are comparing it to the libraries listed below
- How to use the Intel JTAG primitive without using virtual JTAG☆16Updated 3 years ago
- The firmware, gateware, and host software of the ESP CPA Board.☆24Updated 11 months ago
- Blink an LED on an FPGA in VHDL using ghdl, yosys and nextpnr☆26Updated 4 years ago
- Program to scan for malicious FPGA designs.☆14Updated 4 years ago
- ☆50Updated 2 years ago
- Waveform Generator☆11Updated 2 years ago
- JTAG Hardware Abstraction Library☆36Updated last year
- ☆24Updated 4 years ago
- SPI flash MITM and emulation (QSPI is a WIP)☆20Updated 3 years ago
- SD/MMC Analyzer for Saleae Logic☆37Updated last year
- 360nosc0pe Siglent SDS 1x0xX-E FPGA bitstreams☆16Updated 6 years ago
- decode bits into bytes☆46Updated 4 years ago
- SiLabs C8051F34x code protection bypass☆67Updated 3 years ago
- 360nosc0pe Yocto build environment☆12Updated 6 years ago
- A repo of basic Verilog/SystemVerilog modules useful in other circuits.☆21Updated 7 years ago
- FPGA board-level debugging and reverse-engineering tool☆36Updated 2 years ago
- An FPGA reverse engineering and documentation project☆43Updated 2 weeks ago
- Dual-core RISC-V SoC with JTAG, atomics, SDRAM☆24Updated 3 years ago
- Reverse-engineering tools for FPGA bitstreams, Altera and Xilinx☆83Updated 9 years ago
- LiteX LUNA USB stack integration☆14Updated 2 years ago
- Tiny tips for Colorlight i5 FPGA board☆57Updated 4 years ago
- An all-digital GPS disciplined oscillator using MMCM phase shift.☆28Updated 2 years ago
- Tool for decoding mask programmed PLAs from die shots☆21Updated 4 years ago
- FPGA gateware and pre-build bitstreams that expose SPI over JTAG. The protocol is implemented (among others) by openocd.☆53Updated 2 years ago
- An FPGA/PCI Device Reference Platform☆28Updated 4 years ago
- Reverse Engineering of the Cisco HWIC-3G-CDMA PCB☆40Updated last year
- PCIe adapter for an FPGA accelerator for Open CloudServer☆23Updated 4 years ago
- Test of a RP2040 PMOD attached to a LiteX SoC.☆25Updated last year
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆54Updated last year
- FT2232HL JTAG & UART Downloader☆14Updated 3 years ago