Alternatives and similar repositories for Lattice-ECP5-Bitstream-Decompiler

Users that are interested in Lattice-ECP5-Bitstream-Decompiler are comparing it to the libraries listed below

• courk / esp-cpa
  The firmware, gateware, and host software of the ESP CPA Board.
  ☆25Updated last year
• semify-eda / waveform-generator
  Waveform Generator
  ☆11Updated 3 years ago
• tomverbeure / intel_jtag_primitive_blog
  How to use the Intel JTAG primitive without using virtual JTAG
  ☆17Updated 3 years ago
• 360nosc0pe / fpga
  360nosc0pe Siglent SDS 1x0xX-E FPGA bitstreams
  ☆17Updated 7 years ago
• debug-silicon / C8051F34x_Glitch
  SiLabs C8051F34x code protection bypass
  ☆68Updated 4 years ago
• jevinskie / litespih4x
  SPI flash MITM and emulation (QSPI is a WIP)
  ☆20Updated 3 years ago
• ika-musume / ASIC_RE_guide
  A guide to silicon reverse engineering by optical microscophy
  ☆14Updated 8 months ago
• ultraembedded / usb_sniffer
  High Speed USB 2.0 capture device based on miniSpartan6+
  ☆59Updated 5 years ago
• pablomarx / rodinia
  AGM bitstream utilities and decoded files from Supra
  ☆43Updated 2 weeks ago
• FPGA-Research / FPGAVirusScanner
  Program to scan for malicious FPGA designs.
  ☆15Updated 4 years ago
• djn3m0 / debit
  Reverse-engineering tools for FPGA bitstreams, Altera and Xilinx
  ☆85Updated 10 years ago
• Wren6991 / ChristmasSoC
  Dual-core RISC-V SoC with JTAG, atomics, SDRAM
  ☆25Updated 3 years ago
• fallen / SucreLA
  Open source Logic Analyzer based on LiteX SoC
  ☆26Updated 4 months ago
• azonenberg / jtaghal
  JTAG Hardware Abstraction Library
  ☆36Updated last year
• whitequark / Yumewatari
  妖刀夢渡
  ☆59Updated 6 years ago
• peterbjornx / pladecode
  Tool for decoding mask programmed PLAs from die shots
  ☆22Updated 5 years ago
• xobs / stimpik
  Read out firmware of some STM32 parts
  ☆12Updated last month
• 360nosc0pe / yocto
  360nosc0pe Yocto build environment
  ☆12Updated 7 years ago
• enjoy-digital / pcie_analyzer
  PCIe analyzer experiments
  ☆61Updated 5 years ago
• alexforencich / pin-uart
  FPGA board-level debugging and reverse-engineering tool
  ☆38Updated 2 years ago
• Ravenslofty / mistral
  Cyclone V bitstream reverse-engineering project
  ☆126Updated last year
• fail0verflow / rl78-debug
  Implementation of Renesas debug protocol(s) for RL78 and perhaps other archs
  ☆27Updated 5 years ago
• merlinepedra25 / Xilinx-Unprotect
  ☆53Updated 3 years ago
• Disasm / hc245t-bypass
  ☆24Updated 4 years ago
• ulixxe / usb_dfu
  Full Speed USB DFU interface for FPGA and ASIC designs
  ☆19Updated last year
• amaranth-lang / amaranth-stdio
  Industry standard I/O for Amaranth HDL
  ☆29Updated 10 months ago
• 360nosc0pe / scope
  Siglent SDS1x0xX-E FPGA bitstreams
  ☆41Updated 8 months ago
• meriac / OpenXC7-LiteX
  Container for compiling LiteX HDL FPGA designs using the free OpenXC7 tool chain and GitHub code spaces
  ☆26Updated last year
• defparam / higan-verilog
  This is a higan/Verilator co-simulation example/framework
  ☆50Updated 7 years ago
• emu-russia / Deroute
  Versatile tool to untangle wires. Made by chip researchers - for chip researchers. This means that the utility is wildly custom and incom…
  ☆56Updated 2 weeks ago