VoidMercy / Lattice-ECP5-Bitstream-Decompiler
Bitstream to Verilog decompiler for Lattice FPGA ECP5 chip.
☆20Updated 3 years ago
Related projects ⓘ
Alternatives and complementary repositories for Lattice-ECP5-Bitstream-Decompiler
- Waveform Generator☆11Updated 2 years ago
- How to use the Intel JTAG primitive without using virtual JTAG☆16Updated 3 years ago
- Tool for decoding mask programmed PLAs from die shots☆21Updated 4 years ago
- ☆22Updated 4 years ago
- Industry standard I/O for Amaranth HDL☆26Updated last month
- An all-digital GPS disciplined oscillator using MMCM phase shift.☆27Updated 2 years ago
- SPI flash MITM and emulation (QSPI is a WIP)☆20Updated 2 years ago
- JTAG Hardware Abstraction Library☆36Updated last year
- Hogge Phase EMFI Detector☆15Updated 3 years ago
- Open source Logic Analyzer based on LiteX SoC☆24Updated 2 months ago
- ☆39Updated 3 years ago
- Dual-core RISC-V SoC with JTAG, atomics, SDRAM☆23Updated 2 years ago
- Drop In USB CDC ACM core for iCE40 FPGA☆33Updated 3 years ago
- The firmware, gateware, and host software of the ESP CPA Board.☆19Updated 6 months ago
- Reverse Engineering of the Cisco HWIC-3G-CDMA PCB☆40Updated 8 months ago
- Reverse-engineering tools for FPGA bitstreams, Altera and Xilinx☆79Updated 9 years ago
- A repo of basic Verilog/SystemVerilog modules useful in other circuits.☆20Updated 7 years ago
- ☆36Updated 2 years ago
- An FPGA/PCI Device Reference Platform☆28Updated 3 years ago
- PCIe adapter for an FPGA accelerator for Open CloudServer☆21Updated 4 years ago
- 360nosc0pe Siglent SDS 1x0xX-E FPGA bitstreams☆16Updated 6 years ago
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆48Updated last year
- SiLabs C8051F34x code protection bypass☆59Updated 3 years ago
- PCIe analyzer experiments☆45Updated 4 years ago
- decode bits into bytes☆44Updated 4 years ago
- Tiny tips for Colorlight i5 FPGA board☆55Updated 3 years ago
- Simple voltage glitcher implementation for the Lattice iCEstick Evaluation Kit☆55Updated 4 years ago
- A wishbone controlled FM transmitter hack☆21Updated 10 months ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆36Updated 6 months ago