Bitstream to Verilog decompiler for Lattice FPGA ECP5 chip.
☆23Oct 10, 2021Updated 4 years ago
Alternatives and similar repositories for Lattice-ECP5-Bitstream-Decompiler
Users that are interested in Lattice-ECP5-Bitstream-Decompiler are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Wiki-like CTF write-ups repository, maintained by the community. 2016☆20Feb 10, 2025Updated last year
- Project Trellis database☆14Sep 15, 2025Updated 7 months ago
- keynote I gave at GreHack 2019☆19Nov 17, 2019Updated 6 years ago
- An adapter board with pin headers for low-pin count (LPC) FPGA Mezzanine Cards (FMC).☆11Nov 2, 2020Updated 5 years ago
- Project 2.2 Frequency counter☆12May 30, 2025Updated 10 months ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- ☆12May 2, 2017Updated 8 years ago
- Sample WinDbg extension☆15Jun 21, 2019Updated 6 years ago
- A breakout board for FPGA Mezzanine Card (FMC) Low-pin count connectors.☆22Apr 24, 2019Updated 6 years ago
- Altium PCB project for the Titan PCI Express development card. This card uses the Lattice ECP5 FPGA.☆21Apr 8, 2015Updated 11 years ago
- Python tools for processing Verilog files☆10Dec 7, 2011Updated 14 years ago
- Stuff related with piracy☆10Oct 7, 2020Updated 5 years ago
- The Strategy RPG Construction Kit for Unity.☆14Nov 11, 2013Updated 12 years ago
- How to run your own daemon☆18May 23, 2022Updated 3 years ago
- Approximate arithmetic circuits for FPGAs☆13Feb 19, 2020Updated 6 years ago
- Deploy open-source AI quickly and easily - Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- Hardware Implementation of Sigmoid Function using verilog HDL☆16Dec 16, 2019Updated 6 years ago
- Documentation for the Curious Bolt hardware hacking multi-tool☆15Feb 1, 2024Updated 2 years ago
- ☆31Oct 14, 2025Updated 6 months ago
- Java library for parsing and manipulating graph representations of gate-level Verilog netlists☆15Jan 9, 2017Updated 9 years ago
- A small and simple rv32i core written in Verilog☆17Jul 29, 2022Updated 3 years ago
- Python module containing verilog files for rocket cpu (for use with LiteX).☆14Jan 16, 2026Updated 3 months ago
- The firmware, gateware, and host software of the ESP CPA Board.☆29Apr 30, 2024Updated last year
- Documenting a process of producing x-ray images on film via cabinet x-ray machine.☆15Jan 23, 2024Updated 2 years ago
- A map of relationships among cryptographic primitives☆12Dec 17, 2018Updated 7 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- HDMI + GPU-pipeline + FFT☆14Mar 4, 2016Updated 10 years ago
- 🍃 Chia's initial Proof of Space implementation☆26Nov 14, 2023Updated 2 years ago
- ☆13Jul 17, 2022Updated 3 years ago
- artix-7 PCIe dev board☆32Sep 27, 2017Updated 8 years ago
- Wii Mini Glitching Scripts/Resources for CWLite☆30Nov 17, 2019Updated 6 years ago
- Bit-banged MIPI RFFE control library developed for STM32 HAL platforms☆13May 3, 2019Updated 6 years ago
- General repository of names and symbols from SCE☆34Apr 3, 2026Updated last week
- Convert Verilog to a Hardcaml design☆19Apr 6, 2026Updated last week
- community projects that can be used with the ULX3S FPGA ESP32 board☆17Apr 5, 2026Updated last week
- Serverless GPU API endpoints on Runpod - Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- The DDR Test Firmware for LicheeTang20K.☆17Jun 20, 2023Updated 2 years ago
- Lattice ECP5 variant of SD2SNES☆20Feb 18, 2021Updated 5 years ago
- Web-enabled Arduino Aquarium Controller☆12Mar 25, 2025Updated last year
- Submission template for Tiny Tapeout 8 - Verilog HDL Projects☆18Jul 12, 2024Updated last year
- An open source SDR SDRAM controller based on the AXI4 bus and verified by FPGA and tapeout. It can support memory particles of different …☆22May 12, 2025Updated 11 months ago
- Rust binding of LovyanGFX☆11Feb 9, 2024Updated 2 years ago
- nanoMIPS module for Ghidra☆55Nov 6, 2025Updated 5 months ago