Bitstream to Verilog decompiler for Lattice FPGA ECP5 chip.
☆23Oct 10, 2021Updated 5 years ago
Alternatives and similar repositories for Lattice-ECP5-Bitstream-Decompiler
Users that are interested in Lattice-ECP5-Bitstream-Decompiler are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- keynote I gave at GreHack 2019☆19Nov 17, 2019Updated 6 years ago
- An adapter board with pin headers for low-pin count (LPC) FPGA Mezzanine Cards (FMC).☆12Nov 2, 2020Updated 5 years ago
- ECP5 FPGA in an "S7 Mini" form factor☆91Aug 13, 2021Updated 5 years ago
- Adapter board exposing SATA M.2 SSD on FMC board-to-board connector☆17Aug 7, 2023Updated 3 years ago
- Aircrack implementation in wasm and webgpu☆20Oct 2, 2026Updated last week
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- A breakout board for FPGA Mezzanine Card (FMC) Low-pin count connectors.☆23Apr 24, 2019Updated 7 years ago
- Altium PCB project for the Titan PCI Express development card. This card uses the Lattice ECP5 FPGA.☆21Apr 8, 2015Updated 11 years ago
- Python tools for processing Verilog files☆10Dec 7, 2011Updated 14 years ago
- Approximate arithmetic circuits for FPGAs☆13Feb 19, 2020Updated 6 years ago
- How to run your own daemon☆18May 23, 2022Updated 4 years ago
- My pergola FPGA projects☆30Jun 23, 2021Updated 5 years ago
- RWX CTF Team Writeups☆10Dec 24, 2019Updated 6 years ago
- Implementation of Partially Parellel LDPC Code Decoder in Verilog☆15Jul 23, 2020Updated 6 years ago
- HDMI + GPU-pipeline + FFT☆15Mar 4, 2016Updated 10 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Documentation for the Curious Bolt hardware hacking multi-tool☆16Feb 1, 2024Updated 2 years ago
- Java library for parsing and manipulating graph representations of gate-level Verilog netlists☆15Jan 9, 2017Updated 9 years ago
- ☆32Oct 14, 2025Updated last year
- 使用Verilog设计的带四舍五入功能的浮点加法器☆22Dec 19, 2011Updated 14 years ago
- include hdlc (miao), 422 grapher, 1553b☆21Oct 10, 2019Updated 7 years ago
- Example designs for the Spartan7 "S7 Mini" FPGA board☆31May 26, 2019Updated 7 years ago
- Bash script to test executable properties like (PIE, RELRO, PaX, Canaries, ASLR). (Version derivated from the original one trapkit.de/too…☆24Oct 6, 2013Updated 13 years ago
- Tiny Tapeout 06☆19Nov 15, 2025Updated 10 months ago
- 🍃 Chia's initial Proof of Space implementation☆26Nov 14, 2023Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Documenting a process of producing x-ray images on film via cabinet x-ray machine.☆15Jan 23, 2024Updated 2 years ago
- A small and simple rv32i core written in Verilog☆19Jul 29, 2022Updated 4 years ago
- Convert Verilog to a Hardcaml design☆23Jul 10, 2026Updated 3 months ago
- Bit-banged MIPI RFFE control library developed for STM32 HAL platforms☆13May 3, 2019Updated 7 years ago
- Wii Mini Glitching Scripts/Resources for CWLite☆29Nov 17, 2019Updated 6 years ago
- Controller module for RISC-V core CI/CD☆18Sep 17, 2026Updated 3 weeks ago
- artix-7 PCIe dev board☆34Sep 27, 2017Updated 9 years ago
- Lattice ECP5 variant of SD2SNES☆20Feb 18, 2021Updated 5 years ago
- CrackGPG is an open source CTF tool used to crack OpenPGP encrypted data☆15Oct 28, 2018Updated 7 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Submission template for Tiny Tapeout 8 - Verilog HDL Projects☆18Jul 12, 2024Updated 2 years ago
- A tiny system rescue utility for Motorola devices☆14Nov 21, 2023Updated 2 years ago
- An open source SDR SDRAM controller based on the AXI4 bus and verified by FPGA and tapeout. It can support memory particles of different …☆22May 12, 2025Updated last year
- Kernel exploitation challenge(s) I prepared for the r2con 2019 CTF.☆21Oct 20, 2019Updated 6 years ago
- u[Dark]RISC -- "micro-darkrisc" -- an early 16-bit micro-RISC processor defined before DarkRISCV☆20Jul 25, 2023Updated 3 years ago
- My notes about Genyatyk VM crackme☆27Jun 27, 2020Updated 6 years ago
- ☆11Apr 13, 2022Updated 4 years ago