VoidMercy / Lattice-ECP5-Bitstream-Decompiler
Bitstream to Verilog decompiler for Lattice FPGA ECP5 chip.
☆20Updated 3 years ago
Alternatives and similar repositories for Lattice-ECP5-Bitstream-Decompiler:
Users that are interested in Lattice-ECP5-Bitstream-Decompiler are comparing it to the libraries listed below
- Waveform Generator☆11Updated 2 years ago
- How to use the Intel JTAG primitive without using virtual JTAG☆16Updated 3 years ago
- Blink an LED on an FPGA in VHDL using ghdl, yosys and nextpnr☆26Updated 4 years ago
- The firmware, gateware, and host software of the ESP CPA Board.☆23Updated 10 months ago
- ☆24Updated 4 years ago
- Verilog Language Extension for Visual Studio☆19Updated 4 years ago
- An all-digital GPS disciplined oscillator using MMCM phase shift.☆28Updated 2 years ago
- PCIe analyzer experiments☆52Updated 4 years ago
- Program to scan for malicious FPGA designs.☆14Updated 4 years ago
- Collected resources and getting started with Azure PCIe FPGA device☆17Updated last month
- FPGA board-level debugging and reverse-engineering tool☆36Updated 2 years ago
- SPI flash MITM and emulation (QSPI is a WIP)☆20Updated 3 years ago
- An FPGA/PCI Device Reference Platform☆28Updated 4 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆38Updated 10 months ago
- Reverse-engineering tools for FPGA bitstreams, Altera and Xilinx☆82Updated 9 years ago
- An experimental, FPGA-driven tester for SO-DIMM DDR5 memory sticks☆11Updated 5 months ago
- Dual-core RISC-V SoC with JTAG, atomics, SDRAM☆23Updated 3 years ago
- Drop In USB CDC ACM core for iCE40 FPGA☆34Updated 3 years ago
- A repo of basic Verilog/SystemVerilog modules useful in other circuits.☆21Updated 7 years ago
- ☆22Updated 3 years ago
- SiLabs C8051F34x code protection bypass☆65Updated 3 years ago
- Industry standard I/O for Amaranth HDL☆28Updated 5 months ago
- Tool for decoding mask programmed PLAs from die shots☆21Updated 4 years ago
- Tiny tips for Colorlight i5 FPGA board☆56Updated 4 years ago
- JTAG Hardware Abstraction Library☆36Updated last year
- shdl6800: A 6800 processor written in SpinalHDL☆26Updated 5 years ago
- Easy-to-use JTAG TAP and Debug Controller core written in Verilog☆27Updated 6 years ago
- DDR3 controller for Tang Primer 20K (Gowin GW2A-18C fpga). DDR3-800 speed and low latency.☆51Updated last year
- Container for compiling LiteX HDL FPGA designs using the free OpenXC7 tool chain and GitHub code spaces☆25Updated last year
- 360nosc0pe Siglent SDS 1x0xX-E FPGA bitstreams☆16Updated 6 years ago