catkira / CIC
HDL code for a complex multiplier with AXI stream interface
☆15Updated last year
Related projects: ⓘ
- HDL code for a complex multiplier with AXI stream Interface☆13Updated last year
- HDL code for a DDS (direct digital synthesizer) with AXI stream interface☆16Updated last year
- OscillatorIMP ecosystem for the digital characterization of ultrastable oscillators and Software Defined Radio (SDR) frontend processing☆48Updated 2 months ago
- RFSoC2x2 board repo for PYNQ☆17Updated last year
- LiteX Accelerator Block for GNU Radio☆24Updated 2 years ago
- This is an OOT module for GNU Radio integrating verilog simulation feature☆37Updated 4 years ago
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆28Updated this week
- An RFSoC Frequency Planner developed using Python.☆18Updated last year
- Fixed-point math library with VHDL, Python and MATLAB support☆18Updated last month
- Demonstration of Automatic Gain Control with PYNQ☆11Updated 2 years ago
- A collection of RFSoC introductory notebooks for PYNQ.☆19Updated 2 years ago
- JESD204B core for Migen/MiSoC☆36Updated 3 years ago
- Open source Zynq timestamping implementation from Software Radio Systems (SRS)☆57Updated last year
- PYNQ example of an OFDM Transmitter and Receiver on RFSoC.☆44Updated last year
- ☆32Updated last year
- RFSoC QSFP Data Offload Design with GNU Radio☆14Updated 3 months ago
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆52Updated last week
- ☆14Updated last year
- PYNQ example of using the RFSoC as a QPSK transceiver.☆88Updated last year
- FEC Codec IP core library for a some famous codes (BCH, RS, LDPC, Turbo)☆84Updated 2 months ago
- ☆40Updated 6 months ago
- assorted library of utility cores for amaranth HDL☆77Updated this week
- An Amateur Radio Transceiver IC (2.4 / 5 / 10 GHz)☆69Updated 2 years ago
- An example project which uses many of the ideas and features of the hVHDL libraries like fixed and floating point math modules and has bu…☆24Updated 2 months ago
- RTL implementation of components for DVB-S2☆106Updated last year
- ☆29Updated 3 years ago
- Small footprint and configurable JESD204B core☆39Updated 3 months ago
- JESD204b modules in VHDL☆28Updated 5 years ago
- Dual-Mode PSK Transceiver on SDR With FPGA☆18Updated 8 months ago
- The implementation of AD9371 on KC705☆20Updated 4 years ago