catkira / CICLinks
HDL code for a complex multiplier with AXI stream interface
☆16Updated 3 years ago
Alternatives and similar repositories for CIC
Users that are interested in CIC are comparing it to the libraries listed below
Sorting:
- HDL code for a DDS (direct digital synthesizer) with AXI stream interface☆24Updated 2 years ago
- JESD204B core for Migen/MiSoC☆35Updated 4 years ago
- Fully pipelined Integer Scaled / Unscaled Radix-2 Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source la…☆86Updated 3 years ago
- Extensible FPGA control platform☆61Updated 2 years ago
- Small footprint and configurable JESD204B core☆50Updated 3 weeks ago
- This is an OOT module for GNU Radio integrating verilog simulation feature☆38Updated 6 years ago
- ☆33Updated 2 years ago
- An RFSoC Frequency Planner developed using Python.☆32Updated 2 years ago
- Fixed-point math library with VHDL, Python and MATLAB support☆34Updated 3 months ago
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆40Updated 11 months ago
- VHDL PCIe Transceiver☆32Updated 5 years ago
- An Amateur Radio Transceiver IC (2.4 / 5 / 10 GHz)☆73Updated 4 years ago
- HDL code for a complex multiplier with AXI stream Interface☆14Updated 2 years ago
- Demonstration of Automatic Gain Control with PYNQ☆17Updated 3 years ago
- cryptography ip-cores in vhdl / verilog☆41Updated 4 years ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆32Updated 3 years ago
- A highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm☆127Updated 5 years ago
- A basic Soft(Gate)ware Defined Radio architecture☆100Updated 2 years ago
- OscillatorIMP ecosystem for the digital characterization of ultrastable oscillators and Software Defined Radio (SDR) frontend processing☆58Updated 2 months ago
- RFSoC2x2 board repo for PYNQ☆17Updated 3 years ago
- LiteX Accelerator Block for GNU Radio☆24Updated 4 years ago
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆115Updated last week
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆47Updated last year
- An FPGA-based 7-ENOB 600 MSample/s ADC without any External Components☆46Updated 4 years ago
- VHDL Library for implementing common DSP functionality.☆31Updated 7 years ago
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆97Updated 5 years ago
- Network protocol libraries for VHDL test benches☆13Updated last month
- Library of reusable VHDL components☆28Updated last year
- Digital systems are clocked. This project is about constructing a high-Q clock by simmering an ordinary quartz crystal in a heavy numeric…☆22Updated last week
- Digital Signal Processing and Well-Known Modulations on HDL☆41Updated 8 months ago