HDL code for a complex multiplier with AXI stream interface
☆17Mar 18, 2026Updated 6 months ago
Alternatives and similar repositories for CIC
Users that are interested in CIC are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- HDL code for a complex multiplier with AXI stream Interface☆13Apr 6, 2023Updated 3 years ago
- HDL code for a DDS (direct digital synthesizer) with AXI stream interface☆27Apr 16, 2023Updated 3 years ago
- A fast FEM solver entirely written in Python☆25Jan 9, 2023Updated 3 years ago
- A Python package for 5G-NR simulations☆154Jul 30, 2026Updated 2 months ago
- 4-channel gradient power amplifier for low field MRI☆18Aug 9, 2023Updated 3 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A DDS core written in VHDL.☆11Jan 5, 2019Updated 7 years ago
- A ressource efficient, customizable, synthesizable 5G NR lower PHY written in Verilog☆234Apr 29, 2025Updated last year
- Notes on STEMlab 122.88-16 SDR☆75Jun 28, 2020Updated 6 years ago
- ☆28Aug 11, 2026Updated 2 months ago
- R22SDF FFT VLSI/FPGA investigate and implementation☆17Apr 22, 2022Updated 4 years ago
- Four versions of MIPS 32bit implemented in Verilog using Vivado, ready for Simulation and Nexys4 DDR Board☆13Sep 15, 2022Updated 4 years ago
- Library for forward-error-correction with Reed-Solomon codes☆13Jul 3, 2020Updated 6 years ago
- Thesis: Custom Filter Designs on the Red Pitaya☆13Jan 8, 2018Updated 8 years ago
- ☆24Oct 5, 2026Updated last week
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Tutorial on how to use the AXI ACP on the UltraZed-EG IOCC☆11Jun 13, 2018Updated 8 years ago
- A motor control application running in Patmos using the Altera Power Board☆10Mar 15, 2016Updated 10 years ago
- Hierarchical statemachine library☆17Jan 7, 2026Updated 9 months ago
- A verilog FPGA Interface for AXI4_Lite from Slave side☆13Jun 14, 2020Updated 6 years ago
- pluto-adsb-sim generates ADSB signal IQ data stream, which is then transmitted by the software-defined radio (SDR) platform ADALM-Pluto.☆31May 13, 2020Updated 6 years ago
- MurPhySDR is an open source software-defined radio platform based on the AD9364 transceiver IC.☆14Jul 9, 2024Updated 2 years ago
- AWGN signal generator IP for FPGA implemented by Verilog HDL with Fmax up to 320MHz on Xilinx Virtex Ultra-Scale FPGA.☆16Sep 20, 2020Updated 6 years ago
- UDP and TCP echo servers using lwIP RAW API running on Xilinx Zynq Platform☆12Apr 15, 2014Updated 12 years ago
- Linux UIO Driver for AXI DMA☆15Jul 23, 2018Updated 8 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Python tools for processing Verilog files☆10Dec 7, 2011Updated 14 years ago
- Client (GUI and command-line interfaces) for MaRCoS☆12Apr 13, 2026Updated 6 months ago
- Modular 8-channel RF power amplifier☆19Apr 23, 2026Updated 5 months ago
- Software defined radio on a STM32H7 microcontroller☆14Sep 17, 2023Updated 3 years ago
- The Subutai™ Router open hardware project sources.☆16Oct 2, 2017Updated 9 years ago
- A CIC filter implemented in Verilog☆25Sep 7, 2015Updated 11 years ago
- An ALSA sound driver collecting sound samples for F5OEO's rpitx.☆15Mar 10, 2019Updated 7 years ago
- prebuilt images of openipc groundstations☆12May 15, 2025Updated last year
- stm32 tools and nmea code☆15Dec 2, 2013Updated 12 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Approximate arithmetic circuits for FPGAs☆13Feb 19, 2020Updated 6 years ago
- 关于把基于海思芯片的 IPC 模组用在飞机上录像并顺便输出一路码流给数字图传的事☆19Jul 26, 2020Updated 6 years ago
- Lambda state machine is a state machine framework with an extremely simple UI☆16Dec 21, 2017Updated 8 years ago
- Examples for efficient use of DMA for UART receive on STM32 microcontrollers when receive length is unknown☆11Aug 23, 2019Updated 7 years ago
- Notes on the QMTECH ZYNQ XC7Z020 starter kit☆15Jul 2, 2025Updated last year
- Map and modify ELF using C++ structures☆19Feb 28, 2021Updated 5 years ago
- Hardware Implementation of Sigmoid Function using verilog HDL☆16Dec 16, 2019Updated 6 years ago