catkira / CIC
HDL code for a complex multiplier with AXI stream interface
☆16Updated 2 years ago
Alternatives and similar repositories for CIC:
Users that are interested in CIC are comparing it to the libraries listed below
- HDL code for a complex multiplier with AXI stream Interface☆13Updated last year
- HDL code for a DDS (direct digital synthesizer) with AXI stream interface☆18Updated last year
- OscillatorIMP ecosystem for the digital characterization of ultrastable oscillators and Software Defined Radio (SDR) frontend processing☆52Updated 3 weeks ago
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆33Updated 2 weeks ago
- UART to AXI Stream interface written in VHDL☆16Updated 2 years ago
- An RFSoC Frequency Planner developed using Python.☆21Updated last year
- This is an OOT module for GNU Radio integrating verilog simulation feature☆38Updated 5 years ago
- Fixed-point math library with VHDL, Python and MATLAB support☆18Updated 6 months ago
- Small footprint and configurable JESD204B core☆41Updated last month
- ☆32Updated last year
- JESD204B core for Migen/MiSoC☆36Updated 3 years ago
- A FPGA accelerated SDR receiver using PYNQ-Z2 board and RTL-SDR☆20Updated 5 years ago
- ☆40Updated 11 months ago
- Open source Zynq timestamping implementation from Software Radio Systems (SRS)☆64Updated 2 years ago
- LiteX Accelerator Block for GNU Radio☆24Updated 3 years ago
- Digital FM Radio Receiver for FPGA☆60Updated 9 years ago
- RFSoC2x2 board repo for PYNQ☆17Updated 2 years ago
- RTL implementation of components for DVB-S2☆113Updated last year
- An SPI to AXI4-lite bridge for easy interfacing of airhdl register banks with any microcontroller.☆46Updated last year
- cryptography ip-cores in vhdl / verilog☆40Updated 3 years ago
- Library of reusable VHDL components☆27Updated 11 months ago
- FPGA board-level debugging and reverse-engineering tool☆34Updated last year
- Dockerized FPGA toolchain experiments☆28Updated last year
- Software Defined Radio in FPGA uses LVDS IO pins as 1-bit ADC☆91Updated 8 years ago
- VHDL Library for implementing common DSP functionality.☆27Updated 6 years ago
- An example project which uses many of the ideas and features of the hVHDL libraries like fixed and floating point math modules and has bu…☆26Updated last month
- PYNQ example of an OFDM Transmitter and Receiver on RFSoC.☆45Updated last year
- Demonstration of Automatic Gain Control with PYNQ☆12Updated 2 years ago
- Collection of all FPGA related PSI libraries in the correct folder strucutre. Each library is included as submodule.☆33Updated 10 months ago
- ☆30Updated 4 years ago