HDL code for a complex multiplier with AXI stream interface
☆17Mar 18, 2026Updated 5 months ago
Alternatives and similar repositories for CIC
Users that are interested in CIC are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- HDL code for a complex multiplier with AXI stream Interface☆13Apr 6, 2023Updated 3 years ago
- 4-channel gradient power amplifier for low field MRI☆17Aug 9, 2023Updated 3 years ago
- A DDS core written in VHDL.☆11Jan 5, 2019Updated 7 years ago
- A ressource efficient, customizable, synthesizable 5G NR lower PHY written in Verilog☆234Apr 29, 2025Updated last year
- Notes on STEMlab 122.88-16 SDR☆75Jun 28, 2020Updated 6 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- ☆28Aug 11, 2026Updated 3 weeks ago
- Four versions of MIPS 32bit implemented in Verilog using Vivado, ready for Simulation and Nexys4 DDR Board☆13Sep 15, 2022Updated 3 years ago
- https://pypi.python.org/pypi/Verilog_VCD☆22Mar 16, 2017Updated 9 years ago
- An Arduino library for controlling and communicating with Rui Deng Tech digital control power supplies like the DPS5020☆10May 3, 2021Updated 5 years ago
- PlutoSDR standalone ADS-B decoder and FR24 feeder (using readsb)☆20Jan 19, 2023Updated 3 years ago
- A proof-of-concept C++ implementation of the Stack Resource Policy (SRP) based Real-Time For the Masses (RTFM) kernel☆12Jul 2, 2017Updated 9 years ago
- Thesis: Custom Filter Designs on the Red Pitaya☆13Jan 8, 2018Updated 8 years ago
- Project 2.2 Frequency counter☆12May 30, 2025Updated last year
- ☆18Aug 26, 2026Updated last week
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- A motor control application running in Patmos using the Altera Power Board☆10Mar 15, 2016Updated 10 years ago
- Tutorial on how to use the AXI ACP on the UltraZed-EG IOCC☆11Jun 13, 2018Updated 8 years ago
- A verilog FPGA Interface for AXI4_Lite from Slave side☆12Jun 14, 2020Updated 6 years ago
- pluto-adsb-sim generates ADSB signal IQ data stream, which is then transmitted by the software-defined radio (SDR) platform ADALM-Pluto.☆31May 13, 2020Updated 6 years ago
- Experimental python code for decoding omnipod rf packets from SDR☆10Jun 16, 2016Updated 10 years ago
- Random small Raspberry Pico projects☆17Dec 27, 2021Updated 4 years ago
- AWGN signal generator IP for FPGA implemented by Verilog HDL with Fmax up to 320MHz on Xilinx Virtex Ultra-Scale FPGA.☆15Sep 20, 2020Updated 5 years ago
- UDP and TCP echo servers using lwIP RAW API running on Xilinx Zynq Platform☆12Apr 15, 2014Updated 12 years ago
- Linux UIO Driver for AXI DMA☆15Jul 23, 2018Updated 8 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Python tools for processing Verilog files☆10Dec 7, 2011Updated 14 years ago
- Client (GUI and command-line interfaces) for MaRCoS☆12Apr 13, 2026Updated 4 months ago
- Software defined radio on a STM32H7 microcontroller☆14Sep 17, 2023Updated 2 years ago
- A CIC filter implemented in Verilog☆25Sep 7, 2015Updated 10 years ago
- An ALSA sound driver collecting sound samples for F5OEO's rpitx.☆15Mar 10, 2019Updated 7 years ago
- prebuilt images of openipc groundstations☆11May 15, 2025Updated last year
- Approximate arithmetic circuits for FPGAs☆13Feb 19, 2020Updated 6 years ago
- Examples for efficient use of DMA for UART receive on STM32 microcontrollers when receive length is unknown☆11Aug 23, 2019Updated 7 years ago
- Map and modify ELF using C++ structures☆19Feb 28, 2021Updated 5 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Raspberry Pi HAT with Microchip MCP2518FD CAN FD controller☆26Feb 23, 2025Updated last year
- A modular lag testing device☆12Dec 8, 2023Updated 2 years ago
- Implementation of Partially Parellel LDPC Code Decoder in Verilog☆15Jul 23, 2020Updated 6 years ago
- Xilinx ZynqMP AXI-ACP Adapter☆21May 18, 2026Updated 3 months ago
- Open source 3D multipurpose measurement system with submillimeter fidelity and first application in magnetic resonance imaging☆33Oct 14, 2025Updated 10 months ago
- M17 Demodulator in C++ (GPL)☆40Feb 24, 2025Updated last year
- Java library for parsing and manipulating graph representations of gate-level Verilog netlists☆15Jan 9, 2017Updated 9 years ago