HDL code for a complex multiplier with AXI stream interface
☆16Feb 23, 2026Updated last week
Alternatives and similar repositories for CIC
Users that are interested in CIC are comparing it to the libraries listed below
Sorting:
- HDL code for a complex multiplier with AXI stream Interface☆14Apr 6, 2023Updated 2 years ago
- HDL code for a DDS (direct digital synthesizer) with AXI stream interface☆24Apr 16, 2023Updated 2 years ago
- A fast FEM solver entirely written in Python☆24Jan 9, 2023Updated 3 years ago
- A DDS core written in VHDL.☆11Jan 5, 2019Updated 7 years ago
- Embedded server for MaRCoS system☆11Nov 17, 2024Updated last year
- A ressource efficient, customizable, synthesizable 5G NR lower PHY written in Verilog☆224Apr 29, 2025Updated 10 months ago
- HDMI + GPU-pipeline + FFT☆14Mar 4, 2016Updated 10 years ago
- Notes on STEMlab 122.88-16 SDR☆73Jun 28, 2020Updated 5 years ago
- PlutoSDR standalone ADS-B decoder and FR24 feeder (using readsb)☆19Jan 19, 2023Updated 3 years ago
- ☆23Updated this week
- pluto-adsb-sim generates ADSB signal IQ data stream, which is then transmitted by the software-defined radio (SDR) platform ADALM-Pluto.☆31May 13, 2020Updated 5 years ago
- Project 2.2 Frequency counter☆12May 30, 2025Updated 9 months ago
- PSSGen: Portable Test and Stimulus Standard DSL Generator☆14Dec 29, 2025Updated 2 months ago
- ☆10Oct 23, 2016Updated 9 years ago
- ☆12Oct 22, 2019Updated 6 years ago
- M17 Demodulator in C++ (GPL)☆40Feb 24, 2025Updated last year
- An open-source 32-bit RISC-V soft-core processor☆45Sep 1, 2025Updated 6 months ago
- Custom 6502 Video Game Console☆12Feb 25, 2026Updated last week
- Python tools for processing Verilog files☆10Dec 7, 2011Updated 14 years ago
- Implementing TDMA like MAC protocol with IEEE 802.15.4 PHY on GNURadio☆11May 21, 2019Updated 6 years ago
- Library for forward-error-correction with Reed-Solomon codes