catkira / CICLinks
HDL code for a complex multiplier with AXI stream interface
☆16Updated 2 years ago
Alternatives and similar repositories for CIC
Users that are interested in CIC are comparing it to the libraries listed below
Sorting:
- HDL code for a DDS (direct digital synthesizer) with AXI stream interface☆24Updated 2 years ago
- A highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm☆126Updated 4 years ago
- Fully pipelined Integer Scaled / Unscaled Radix-2 Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source la…☆86Updated 2 years ago
- Extensible FPGA control platform☆61Updated 2 years ago
- A basic Soft(Gate)ware Defined Radio architecture☆100Updated last year
- An RFSoC Frequency Planner developed using Python.☆31Updated 2 years ago
- LiteX Accelerator Block for GNU Radio☆24Updated 3 years ago
- ☆33Updated 2 years ago
- Demonstration of Automatic Gain Control with PYNQ☆17Updated 3 years ago
- JESD204B core for Migen/MiSoC☆35Updated 4 years ago
- Software Defined Radio in FPGA uses LVDS IO pins as 1-bit ADC☆112Updated 9 years ago
- HDL code for a complex multiplier with AXI stream Interface☆13Updated 2 years ago
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆39Updated 10 months ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆32Updated 3 years ago
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆108Updated this week
- assorted library of utility cores for amaranth HDL☆100Updated last year
- An Amateur Radio Transceiver IC (2.4 / 5 / 10 GHz)☆73Updated 4 years ago
- RFSoC2x2 board repo for PYNQ☆17Updated 3 years ago
- Fixed-point math library with VHDL, Python and MATLAB support☆33Updated 3 months ago
- Digital systems are clocked. This project is about constructing a high-Q clock by simmering an ordinary quartz crystal in a heavy numeric…☆22Updated last week
- RFSoC QSFP Data Offload Design with GNU Radio☆25Updated last year
- Digital Signal Processing and Well-Known Modulations on HDL☆41Updated 7 months ago
- An FPGA-based 7-ENOB 600 MSample/s ADC without any External Components☆46Updated 4 years ago
- An example project which uses many of the ideas and features of the hVHDL libraries like fixed and floating point math modules and has bu…☆30Updated last year
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆69Updated last month
- VHDL PCIe Transceiver☆32Updated 5 years ago
- Small footprint and configurable JESD204B core☆50Updated 3 months ago
- Network protocol libraries for VHDL test benches☆13Updated this week
- sliding DFT for FPGA, targetting Lattice ICE40 1k☆76Updated 5 years ago
- QSPI flash support for Xilinx's Zynq devices☆25Updated 5 years ago