catkira / CICLinks
HDL code for a complex multiplier with AXI stream interface
☆16Updated 2 years ago
Alternatives and similar repositories for CIC
Users that are interested in CIC are comparing it to the libraries listed below
Sorting:
- Fully pipelined Integer Scaled / Unscaled Radix-2 Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source la…☆86Updated 2 years ago
- LiteX Accelerator Block for GNU Radio☆24Updated 3 years ago
- An Amateur Radio Transceiver IC (2.4 / 5 / 10 GHz)☆71Updated 4 years ago
- HDL code for a DDS (direct digital synthesizer) with AXI stream interface☆23Updated 2 years ago
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆39Updated 10 months ago
- HDL code for a complex multiplier with AXI stream Interface☆13Updated 2 years ago
- A basic Soft(Gate)ware Defined Radio architecture☆100Updated last year
- RFSoC2x2 board repo for PYNQ☆17Updated 3 years ago
- This is an OOT module for GNU Radio integrating verilog simulation feature☆38Updated 6 years ago
- JESD204B core for Migen/MiSoC☆35Updated 4 years ago
- ☆33Updated 2 years ago
- Extensible FPGA control platform☆61Updated 2 years ago
- An FPGA-based 7-ENOB 600 MSample/s ADC without any External Components☆46Updated 4 years ago
- Small footprint and configurable JESD204B core☆50Updated 2 months ago
- ☆30Updated 4 years ago
- A highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm☆125Updated 4 years ago
- An RFSoC Frequency Planner developed using Python.☆31Updated 2 years ago
- 🔥 Technology-agnostic FPGA stress-test: maximum logic utilization and high dynamic power consumption.☆31Updated 3 years ago
- The first-ever opensource RTL core for PCIE EndPoint. Without vendor-locked HMs for Data Link, Transaction, Application layers; With stan…☆52Updated this week
- Software Defined Radio in FPGA uses LVDS IO pins as 1-bit ADC☆112Updated 9 years ago
- cryptography ip-cores in vhdl / verilog☆41Updated 4 years ago
- OscillatorIMP ecosystem for the digital characterization of ultrastable oscillators and Software Defined Radio (SDR) frontend processing☆58Updated 3 weeks ago
- Demonstration of Automatic Gain Control with PYNQ☆16Updated 3 years ago
- FTDI FT600 SuperSpeed USB3.0 to AXI bus master☆96Updated 5 years ago
- Saturn SDR Radio: Xilinx FPGA and Raspberry Pi 4 CM☆47Updated 3 weeks ago
- Library of reusable VHDL components☆28Updated last year
- VHDL PCIe Transceiver☆32Updated 5 years ago
- This repository contains synthesizable examples which use the PoC-Library.☆39Updated 5 years ago
- Digital systems are clocked. This project is about constructing a high-Q clock by simmering an ordinary quartz crystal in a heavy numeric…☆21Updated last week
- LBNL RF controls support HDL libraries. Mirroring LBNL's internal Gitlab repository, which is CI enabled☆100Updated this week