wisp / rfid-verilogLinks
RFID tag and tester in Verilog
☆37Updated 12 years ago
Alternatives and similar repositories for rfid-verilog
Users that are interested in rfid-verilog are comparing it to the libraries listed below
Sorting:
- USB -> AXI Debug Bridge☆39Updated 4 years ago
- Fully pipelined Integer Scaled / Unscaled Radix-2 Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source la…☆87Updated 2 years ago
- A CIC filter implemented in Verilog☆22Updated 9 years ago
- Ethernet MAC 10/100 Mbps☆82Updated 5 years ago
- SERDES-based TDC core for Spartan-6☆18Updated 12 years ago
- Extremely basic CortexM0 SoC based on ARM DesignStart Eval☆27Updated 6 years ago
- JESD204B core for Migen/MiSoC☆36Updated 4 years ago
- Extensible FPGA control platform☆62Updated 2 years ago
- JESD204b modules in VHDL☆30Updated 6 years ago
- Fork of OpenCores jpegencode with Cocotb testbench☆44Updated 9 years ago
- VHDL Modules☆24Updated 10 years ago
- Ethernet 10GE MAC☆45Updated 10 years ago
- Single Port RAM, Dual Port RAM, FIFO☆24Updated 3 years ago
- DDR3 SDRAM controller☆18Updated 10 years ago
- FTDI FT245 Style Synchronous/Asynchronous FIFO Bridge☆32Updated 4 years ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆46Updated last year
- Small footprint and configurable JESD204B core☆42Updated last week
- Digital Interpolation Techniques Applied to Digital Signal Processing☆61Updated 11 months ago
- ☆30Updated 4 years ago
- This repo shows an implementation of an FPGA from RTL to GDS with open Skywater-130 pdk☆30Updated 4 years ago
- Altera Cyclone IV FPGA project for the PCIe LimeSDR board☆39Updated 2 years ago
- A collection of phase locked loop (PLL) related projects☆106Updated last year
- A guide to creating custom AXI4 masters using the Xilinx Vivado tools and Bus Functional Models☆34Updated 7 years ago
- USB Full Speed PHY☆44Updated 5 years ago
- Very simple Cortex-M1 SoC design based on ARM DesignStart☆17Updated 3 years ago
- JTAG Test Access Port (TAP)☆33Updated 10 years ago
- Common elements for FPGA Design (FIFOs, RAMs, etc.)☆33Updated 3 months ago
- Chips 2.0 Demo for Atlys Spartan 6 development platform. Web app using C to Verilog TCP/IP server.☆16Updated 7 years ago
- IEEE P1735 decryptor for VHDL☆32Updated 9 years ago
- synthesizable FFT IP block for FPGA designs☆32Updated 6 years ago