RFID tag and tester in Verilog
☆42Apr 4, 2013Updated 13 years ago
Alternatives and similar repositories for rfid-verilog
Users that are interested in rfid-verilog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- WISP 5 hardware design repository☆48Jun 16, 2017Updated 9 years ago
- Verilog library of EPC Gen-2 RFID Tag Baseband Processor for IC and FPGA designers☆41Dec 8, 2021Updated 4 years ago
- Firmware repository for the NFC-WISP☆32Dec 4, 2015Updated 10 years ago
- Altium Schematic & PCB design file of NFC-WISP 1.0☆37Apr 16, 2015Updated 11 years ago
- Zedboard projects☆11May 15, 2016Updated 10 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Implementation of Partially Parellel LDPC Code Decoder in Verilog☆15Jul 23, 2020Updated 5 years ago
- Firmware repository for the WISP 5.0☆66Apr 25, 2022Updated 4 years ago
- 16QAM modulation and demodulation by Verilog☆21Jan 4, 2021Updated 5 years ago
- Incremental Timing-Driven Placement, problem C of ICCAD contest 2015☆16Sep 28, 2017Updated 8 years ago
- FIR，FFT based on Verilog☆14Dec 3, 2017Updated 8 years ago
- Library of generic verilog buildingblocks☆17Dec 25, 2025Updated 6 months ago
- Port of Amber ARM Core project to Marsohod2 platform☆13Dec 4, 2019Updated 6 years ago
- FPGA demo for Digilent NEXYS 4 board☆22Oct 2, 2019Updated 6 years ago
- Verilog Code for a JPEG Decoder☆34Mar 7, 2018Updated 8 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Project 2.2 Frequency counter☆12May 30, 2025Updated last year
- MTI RFID ME GUI APP is an Android app to help people to evaluate MTI UHF RFID reader, including RFID ME USB Dongle and MINI ME readers.☆22Dec 11, 2017Updated 8 years ago
- ☆18Feb 3, 2022Updated 4 years ago
- Implementation of SHA256 Hasher with UART Transceiver in Verilog. Designed to run on Altera's DE2 FPGA Development Board.☆16Oct 16, 2018Updated 7 years ago
- a super-simple pipelined verilog divider. flexible to define stages☆60Jul 25, 2019Updated 6 years ago
- Implementation of RSA algorithm on FPGA using Verilog☆27Aug 1, 2018Updated 7 years ago
- RISC-V instruction set CPUs in HardCaml☆15Sep 20, 2016Updated 9 years ago
- First practical showcase for leaking secret encryption keys from a secure SGX enclave.☆20Mar 21, 2017Updated 9 years ago
- Collection of open-source peripherals in Verilog☆186May 3, 2022Updated 4 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Tagbeat - Sensing Vibration through Backscatter Signals!☆17Jun 14, 2017Updated 9 years ago
- Design and Verification of a Complete Application Specific Integrated Circuit☆12Nov 21, 2016Updated 9 years ago
- FIR band-pass filter using Verilog HDL.☆13Sep 6, 2020Updated 5 years ago
- Processing of US Amateur Radio Callsign data☆13Oct 1, 2025Updated 9 months ago
- Modular Exponentiation core written i Verilog. Supports key lengths between 32 and 8192 bits.☆17Oct 8, 2020Updated 5 years ago
- A design of 15-order FIR filter using Verilog, with modulation and demodulation system using MATLAB☆11Aug 15, 2020Updated 5 years ago
- FIR implemention with Verilog☆50May 18, 2019Updated 7 years ago
- openMSP430 CPU core (from OpenCores)☆22Oct 14, 2022Updated 3 years ago
- Super scalar Processor design☆21Sep 7, 2014Updated 11 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Verilog FPGA code : including experimental DSP audio processor☆13Dec 1, 2020Updated 5 years ago
- Verilog VGA font generator 8 by 16 pixels☆16Mar 30, 2022Updated 4 years ago
- Python tools for processing Verilog files☆10Dec 7, 2011Updated 14 years ago
- Research code to perform AES timing attacks circa 2006☆15Feb 13, 2014Updated 12 years ago
- Recursive unified ORAM☆15Sep 23, 2015Updated 10 years ago
- Arduino library for interfacing with AD9833, AD9834 and AD9838☆18Mar 8, 2021Updated 5 years ago
- Reverse Engineered Sigfox Stack - Library☆26May 3, 2021Updated 5 years ago