RFID tag and tester in Verilog
☆41Apr 4, 2013Updated 13 years ago
Alternatives and similar repositories for rfid-verilog
Users that are interested in rfid-verilog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Verilog library of EPC Gen-2 RFID Tag Baseband Processor for IC and FPGA designers☆42Dec 8, 2021Updated 4 years ago
- Verilog code for a low power RFID chip that will communicate with I2C sensors.☆13Apr 18, 2014Updated 12 years ago
- Zedboard projects☆11May 15, 2016Updated 10 years ago
- RISC-V instruction set CPUs in HardCaml☆15Sep 20, 2016Updated 10 years ago
- 16QAM modulation and demodulation by Verilog☆20Jan 4, 2021Updated 5 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Open Agentic Design Automation - The open agent interface for EDA: Agent–EDA Contract☆26Aug 12, 2026Updated last month
- LibreLane full-chip flow template for IHP SG13G2 OpenPDK☆24Updated this week
- Design and Verification of a Complete Application Specific Integrated Circuit☆12Nov 21, 2016Updated 9 years ago
- FIR，FFT based on Verilog☆14Dec 3, 2017Updated 8 years ago
- EPC C1G2 reader for the USRPv1☆27Dec 20, 2014Updated 11 years ago
- ☆16May 11, 2022Updated 4 years ago
- Initial 0.0.1 push☆13Jun 10, 2016Updated 10 years ago
- FFT algorithm coded in Verilog. Designed to run on a Xillinx Spartan 6 FPGA board.☆15Jul 19, 2012Updated 14 years ago
- Miscellaneous Experiments with LoRa☆12Sep 16, 2016Updated 10 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Port of Amber ARM Core project to Marsohod2 platform☆13Dec 4, 2019Updated 6 years ago
- Library of generic verilog buildingblocks☆17Dec 25, 2025Updated 9 months ago
- Identifies ASL Hand Gesture for numbers using image processing in verilog☆15May 3, 2012Updated 14 years ago
- a fast multiplier implement using verilog☆13Dec 23, 2014Updated 11 years ago
- This framework is featured to be handy but yet secured. This system use mobile communication device, which gives access to smart phones, …☆12May 19, 2018Updated 8 years ago
- Implementation of RSA algorithm on FPGA using Verilog☆27Aug 1, 2018Updated 8 years ago
- Implementation of the SHA256 Algorithm in Verilog☆39Jan 2, 2012Updated 14 years ago
- Incremental Timing-Driven Placement, problem C of ICCAD contest 2015☆16Sep 28, 2017Updated 8 years ago
- Project 2.2 Frequency counter☆12May 30, 2025Updated last year
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Verilog Language Extension for Visual Studio☆20Sep 8, 2026Updated 2 weeks ago
- ☆18Feb 3, 2022Updated 4 years ago
- Standard cell placement (global and detailed) tool based on modified algorithm “simulated annealing”☆12Jan 7, 2026Updated 8 months ago
- matrix-coprocessor for RISC-V☆39Feb 27, 2026Updated 7 months ago
- MTI RFID ME GUI APP is an Android app to help people to evaluate MTI UHF RFID reader, including RFID ME USB Dongle and MINI ME readers.☆22Dec 11, 2017Updated 8 years ago
- Tagbeat - Sensing Vibration through Backscatter Signals!☆17Jun 14, 2017Updated 9 years ago
- Collection of open-source peripherals in Verilog☆187May 3, 2022Updated 4 years ago
- Cross EDA Abstraction and Automation☆43Updated this week
- FIR band-pass filter using Verilog HDL.☆14Sep 7, 2026Updated 2 weeks ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- UVM☆14Mar 16, 2020Updated 6 years ago
- FIR implemention with Verilog☆51May 18, 2019Updated 7 years ago
- Verilog VGA font generator 8 by 16 pixels☆16Mar 30, 2022Updated 4 years ago
- Modular Exponentiation core written i Verilog. Supports key lengths between 32 and 8192 bits.☆17Oct 8, 2020Updated 5 years ago
- Verilog FPGA code : including experimental DSP audio processor☆14Dec 1, 2020Updated 5 years ago
- Digital Systems Course Project: Fake Currency Detection in Verilog using Basys3 FPGA and MATLAB☆10Sep 30, 2020Updated 5 years ago
- ☆19Mar 25, 2023Updated 3 years ago