wisp / rfid-verilogLinks
RFID tag and tester in Verilog
☆38Updated 12 years ago
Alternatives and similar repositories for rfid-verilog
Users that are interested in rfid-verilog are comparing it to the libraries listed below
Sorting:
- Fully pipelined Integer Scaled / Unscaled Radix-2 Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source la…☆87Updated 2 years ago
- (RETIRED see https://github.com/analogdevicesinc/hdl instead) FPGA interface reference designs for Analog Devices mixed signal IC product…☆89Updated 7 years ago
- Extensible FPGA control platform☆61Updated 2 years ago
- Test of the USB3 IP Core from Daisho on a Xilinx device☆99Updated 5 years ago
- Digital Interpolation Techniques Applied to Digital Signal Processing☆63Updated last year
- Verilog FT245 to AXI stream interface☆29Updated 7 years ago
- Fork of OpenCores jpegencode with Cocotb testbench☆47Updated 10 years ago
- Extremely basic CortexM0 SoC based on ARM DesignStart Eval☆27Updated 6 years ago
- A highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm☆120Updated 4 years ago
- synthesizable FFT IP block for FPGA designs☆32Updated 6 years ago
- A guide to creating custom AXI-lite slave peripherals using the Xilinx Vivado tools☆41Updated 7 years ago
- A basic Soft(Gate)ware Defined Radio architecture☆94Updated last year
- LTE/WiFi/5G-NR SDR Transceiver☆54Updated 6 years ago
- Ethernet MAC 10/100 Mbps☆84Updated 5 years ago
- Example design for the Ethernet FMC using the hard GEMs of the Zynq☆57Updated 4 months ago
- Small footprint and configurable JESD204B core☆44Updated 3 months ago
- A collection of phase locked loop (PLL) related projects☆108Updated last year
- Verilog based BCH encoder/decoder☆124Updated 2 years ago
- JESD204B core for Migen/MiSoC☆35Updated 4 years ago
- Various projects of SPI loader module for xilinx fpga☆33Updated 5 years ago
- A guide to creating custom AXI4 masters using the Xilinx Vivado tools and Bus Functional Models☆35Updated 7 years ago
- A collection of debugging busses developed and presented at zipcpu.com☆41Updated last year
- ☆26Updated 2 years ago
- Altera Cyclone IV FPGA project for the PCIe LimeSDR board☆41Updated 2 years ago
- VHDL PCIe Transceiver☆30Updated 5 years ago
- USB Full Speed PHY☆46Updated 5 years ago
- Software Defined Radio in FPGA uses LVDS IO pins as 1-bit ADC☆109Updated 8 years ago
- Hardware Viterbi Decoder in verilog☆26Updated 6 years ago
- DMA source and sink blocks for Xilinx Zynq FPGAs☆22Updated 5 years ago
- Open source 10 Gigabit Ethernet MAC core compatible with Xilinx's non-free 10GMAC☆67Updated 8 years ago