RFID tag and tester in Verilog
☆42Apr 4, 2013Updated 13 years ago
Alternatives and similar repositories for rfid-verilog
Users that are interested in rfid-verilog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Display Tap Updater - an android reader app for updating e-ink screen on NFC-WISP☆19Dec 4, 2015Updated 10 years ago
- WISP 5 hardware design repository☆48Jun 16, 2017Updated 8 years ago
- Verilog library of EPC Gen-2 RFID Tag Baseband Processor for IC and FPGA designers☆41Dec 8, 2021Updated 4 years ago
- Firmware repository for the NFC-WISP☆32Dec 4, 2015Updated 10 years ago
- Verilog code for a low power RFID chip that will communicate with I2C sensors.☆13Apr 18, 2014Updated 12 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Altium Schematic & PCB design file of NFC-WISP 1.0☆37Apr 16, 2015Updated 11 years ago
- Zedboard projects☆11May 15, 2016Updated 10 years ago
- SERDES-based TDC core for Spartan-6☆19Aug 2, 2012Updated 13 years ago
- Implementation of Partially Parellel LDPC Code Decoder in Verilog☆15Jul 23, 2020Updated 5 years ago
- Firmware repository for the WISP 5.0☆66Apr 25, 2022Updated 4 years ago
- MTI RFID Explorer is a software to help people to evaluate MTI UHF RFID modules and reader, including RU-861-XXX, RU-824-000 modules and …☆11Apr 10, 2019Updated 7 years ago
- 16QAM modulation and demodulation by Verilog☆21Jan 4, 2021Updated 5 years ago
- Incremental Timing-Driven Placement, problem C of ICCAD contest 2015☆16Sep 28, 2017Updated 8 years ago
- FIR，FFT based on Verilog☆14Dec 3, 2017Updated 8 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- EPC C1G2 reader for the USRPv1☆27Dec 20, 2014Updated 11 years ago
- Miscellaneous Experiments with LoRa☆12Sep 16, 2016Updated 9 years ago
- Gen2 UHF RFID reader with USRP and GNU Radio. Tested with USRPN200 and GNU Radio v3.7.4☆253Jun 2, 2025Updated last year
- Library of generic verilog buildingblocks☆17Dec 25, 2025Updated 5 months ago
- discrete gate sizing☆14Nov 23, 2020Updated 5 years ago
- a fast multiplier implement using verilog☆13Dec 23, 2014Updated 11 years ago
- FPGA demo for Digilent NEXYS 4 board☆22Oct 2, 2019Updated 6 years ago
- Verilog Code for a JPEG Decoder☆34Mar 7, 2018Updated 8 years ago
- Project 2.2 Frequency counter☆12May 30, 2025Updated last year
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- ☆18Feb 3, 2022Updated 4 years ago
- Implementation of the SHA256 Algorithm in Verilog☆39Jan 2, 2012Updated 14 years ago
- Implementation of SHA256 Hasher with UART Transceiver in Verilog. Designed to run on Altera's DE2 FPGA Development Board.☆16Oct 16, 2018Updated 7 years ago
- a super-simple pipelined verilog divider. flexible to define stages☆60Jul 25, 2019Updated 6 years ago
- Tagbeat - Sensing Vibration through Backscatter Signals!☆17Jun 14, 2017Updated 9 years ago
- Design and Verification of a Complete Application Specific Integrated Circuit☆12Nov 21, 2016Updated 9 years ago
- H.264/AVC Baseline Decoder☆16Jul 17, 2014Updated 11 years ago
- FIR band-pass filter using Verilog HDL.☆13Sep 6, 2020Updated 5 years ago
- Processing of US Amateur Radio Callsign data☆13Oct 1, 2025Updated 8 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Standard cell placement (global and detailed) tool based on modified algorithm “simulated annealing”☆12Jan 7, 2026Updated 5 months ago
- Modular Exponentiation core written i Verilog. Supports key lengths between 32 and 8192 bits.☆17Oct 8, 2020Updated 5 years ago
- A design of 15-order FIR filter using Verilog, with modulation and demodulation system using MATLAB☆11Aug 15, 2020Updated 5 years ago
- openMSP430 CPU core (from OpenCores)☆22Oct 14, 2022Updated 3 years ago
- Super scalar Processor design☆21Sep 7, 2014Updated 11 years ago
- Verilog FPGA code : including experimental DSP audio processor☆13Dec 1, 2020Updated 5 years ago
- Verilog VGA font generator 8 by 16 pixels☆16Mar 30, 2022Updated 4 years ago