wisp / rfid-verilogLinks
RFID tag and tester in Verilog
☆38Updated 12 years ago
Alternatives and similar repositories for rfid-verilog
Users that are interested in rfid-verilog are comparing it to the libraries listed below
Sorting:
- Extensible FPGA control platform☆62Updated 2 years ago
- SERDES-based TDC core for Spartan-6☆18Updated 12 years ago
- JESD204B core for Migen/MiSoC☆36Updated 4 years ago
- USB -> AXI Debug Bridge☆39Updated 4 years ago
- Fork of OpenCores jpegencode with Cocotb testbench☆44Updated 9 years ago
- Small footprint and configurable JESD204B core☆44Updated last month
- LTE/WiFi/5G-NR SDR Transceiver☆54Updated 6 years ago
- Altera Cyclone IV FPGA project for the PCIe LimeSDR board☆39Updated 2 years ago
- Verilog library of EPC Gen-2 RFID Tag Baseband Processor for IC and FPGA designers☆34Updated 3 years ago
- (RETIRED see https://github.com/analogdevicesinc/hdl instead) FPGA interface reference designs for Analog Devices mixed signal IC product…☆89Updated 6 years ago
- Ethernet MAC 10/100 Mbps☆83Updated 5 years ago
- Various projects of SPI loader module for xilinx fpga☆31Updated 4 years ago
- Extremely basic CortexM0 SoC based on ARM DesignStart Eval☆27Updated 6 years ago
- VHDL PCIe Transceiver☆28Updated 4 years ago
- This repo shows an implementation of an FPGA from RTL to GDS with open Skywater-130 pdk☆30Updated 4 years ago
- A collection of phase locked loop (PLL) related projects☆106Updated last year
- Hardware Viterbi Decoder in verilog☆26Updated 6 years ago
- Verilog FT245 to AXI stream interface☆29Updated 7 years ago
- A CIC filter implemented in Verilog☆22Updated 9 years ago
- FTDI FT245 Style Synchronous/Asynchronous FIFO Bridge☆32Updated 4 years ago
- Open source 10 Gigabit Ethernet MAC core compatible with Xilinx's non-free 10GMAC☆64Updated 8 years ago
- A repository for Known Good Designs (KGDs). Does not contain any design files with NDA-sensitive information.☆36Updated 4 years ago
- IEEE P1735 decryptor for VHDL☆32Updated 10 years ago
- ☆12Updated 7 years ago
- USB Full Speed PHY☆44Updated 5 years ago
- Ethernet 10GE MAC☆45Updated 10 years ago
- synthesizable FFT IP block for FPGA designs☆32Updated 6 years ago
- Dual RISC-V DISC with integrated eFPGA☆16Updated 3 years ago
- ☆18Updated 3 years ago
- FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations☆64Updated 3 weeks ago