RFID tag and tester in Verilog
☆42Apr 4, 2013Updated 12 years ago
Alternatives and similar repositories for rfid-verilog
Users that are interested in rfid-verilog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Display Tap Updater - an android reader app for updating e-ink screen on NFC-WISP☆18Dec 4, 2015Updated 10 years ago
- Firmware repository for the NFC-WISP☆32Dec 4, 2015Updated 10 years ago
- Verilog code for a low power RFID chip that will communicate with I2C sensors.☆13Apr 18, 2014Updated 11 years ago
- Altium Schematic & PCB design file of NFC-WISP 1.0☆37Apr 16, 2015Updated 10 years ago
- Zedboard projects☆11May 15, 2016Updated 9 years ago
- NordVPN Special Discount Offer • AdSave on top-rated NordVPN 1 or 2-year plans with secure browsing, privacy protection, and support for for all major platforms.
- SERDES-based TDC core for Spartan-6☆19Aug 2, 2012Updated 13 years ago
- Firmware repository for the WISP 5.0☆66Apr 25, 2022Updated 3 years ago
- MTI RFID Explorer is a software to help people to evaluate MTI UHF RFID modules and reader, including RU-861-XXX, RU-824-000 modules and …☆11Apr 10, 2019Updated 6 years ago
- 16QAM modulation and demodulation by Verilog☆22Jan 4, 2021Updated 5 years ago
- Incremental Timing-Driven Placement, problem C of ICCAD contest 2015☆15Sep 28, 2017Updated 8 years ago
- FIR，FFT based on Verilog☆14Dec 3, 2017Updated 8 years ago
- EPC C1G2 reader for the USRPv1☆27Dec 20, 2014Updated 11 years ago
- Miscellaneous Experiments with LoRa☆12Sep 16, 2016Updated 9 years ago
- Library of generic verilog buildingblocks☆17Dec 25, 2025Updated 3 months ago
- NordVPN Special Discount Offer • AdSave on top-rated NordVPN 1 or 2-year plans with secure browsing, privacy protection, and support for for all major platforms.
- Port of Amber ARM Core project to Marsohod2 platform☆13Dec 4, 2019Updated 6 years ago
- a fast multiplier implement using verilog☆13Dec 23, 2014Updated 11 years ago
- Verilog Code for a JPEG Decoder☆34Mar 7, 2018Updated 8 years ago
- Project 2.2 Frequency counter☆12May 30, 2025Updated 9 months ago
- MTI RFID ME GUI APP is an Android app to help people to evaluate MTI UHF RFID reader, including RFID ME USB Dongle and MINI ME readers.☆22Dec 11, 2017Updated 8 years ago
- Implementation of the SHA256 Algorithm in Verilog☆39Jan 2, 2012Updated 14 years ago
- Implementation of SHA256 Hasher with UART Transceiver in Verilog. Designed to run on Altera's DE2 FPGA Development Board.☆16Oct 16, 2018Updated 7 years ago
- a super-simple pipelined verilog divider. flexible to define stages☆59Jul 25, 2019Updated 6 years ago
- RISC-V instruction set CPUs in HardCaml☆15Sep 20, 2016Updated 9 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Implementation of RSA algorithm on FPGA using Verilog☆28Aug 1, 2018Updated 7 years ago
- First practical showcase for leaking secret encryption keys from a secure SGX enclave.☆20Mar 21, 2017Updated 9 years ago
- This framework is featured to be handy but yet secured. This system use mobile communication device, which gives access to smart phones, …☆12May 19, 2018Updated 7 years ago
- H.264/AVC Baseline Decoder☆16Jul 17, 2014Updated 11 years ago
- UVM☆13Mar 16, 2020Updated 6 years ago
- Standard cell placement (global and detailed) tool based on modified algorithm “simulated annealing”☆12Jan 7, 2026Updated 2 months ago
- A design of 15-order FIR filter using Verilog, with modulation and demodulation system using MATLAB☆10Aug 15, 2020Updated 5 years ago
- FIR implemention with Verilog☆50May 18, 2019Updated 6 years ago
- openMSP430 CPU core (from OpenCores)☆22Oct 14, 2022Updated 3 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- Verilog FPGA code : including experimental DSP audio processor☆13Dec 1, 2020Updated 5 years ago
- Verilog VGA font generator 8 by 16 pixels☆16Mar 30, 2022Updated 3 years ago
- Python tools for processing Verilog files☆10Dec 7, 2011Updated 14 years ago
- Recursive unified ORAM☆15Sep 23, 2015Updated 10 years ago
- Verilog HDL implementation of an ECHO machine and an FIR filter that filters out a specific noise. More details provided in individual fi…☆10Aug 25, 2019Updated 6 years ago
- The TV80 (Verilog) synthesizable soft core of Zilog Z80 (forked from http://opencores.org/project,tv80)☆10Jan 9, 2016Updated 10 years ago
- A Clojure dataflow library for building application models that run by themselves. It's alive!(tm) Starting out as a literal translation …☆21Apr 16, 2022Updated 3 years ago