RFID tag and tester in Verilog
☆41Apr 4, 2013Updated 13 years ago
Alternatives and similar repositories for rfid-verilog
Users that are interested in rfid-verilog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- DL WISP 4.1 Firmware☆18Jan 22, 2017Updated 9 years ago
- Verilog library of EPC Gen-2 RFID Tag Baseband Processor for IC and FPGA designers☆42Dec 8, 2021Updated 4 years ago
- App to control the Impinj Speedway RFID reader☆36Jul 22, 2012Updated 14 years ago
- OmniGraffle tools for computer scientists☆12Oct 1, 2015Updated 11 years ago
- Just experimenting with Open Source SoCs on my Altera dev kit.☆12Feb 10, 2012Updated 14 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Verilog code for a low power RFID chip that will communicate with I2C sensors.☆13Apr 18, 2014Updated 12 years ago
- Display Tap Updater - an android reader app for updating e-ink screen on NFC-WISP☆19Dec 4, 2015Updated 10 years ago
- Zedboard projects☆11May 15, 2016Updated 10 years ago
- An Open Source EDA Infracstructure and Tools from Netlist to GDS for ASIC Design.☆17Updated this week
- Firmware repository for the NFC-WISP☆32Dec 4, 2015Updated 10 years ago
- ☆16May 11, 2022Updated 4 years ago
- SERDES-based TDC core for Spartan-6☆19Aug 2, 2012Updated 14 years ago
- 16QAM modulation and demodulation by Verilog☆20Jan 4, 2021Updated 5 years ago
- WISP 5 hardware design repository☆48Jun 16, 2017Updated 9 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- IHP SG13CMOS5L PDK☆19Sep 23, 2026Updated last month
- MTI RFID Explorer is a software to help people to evaluate MTI UHF RFID modules and reader, including RU-861-XXX, RU-824-000 modules and …☆11Apr 10, 2019Updated 7 years ago
- Implementation of the SHA256 Algorithm in Verilog☆39Jan 2, 2012Updated 14 years ago
- discrete gate sizing☆14Nov 23, 2020Updated 5 years ago
- Source-code archive for TI MSP430 GCC compiler and MCU headers☆12Sep 21, 2015Updated 11 years ago
- Java library for parsing and manipulating graph representations of gate-level Verilog netlists☆15Jan 9, 2017Updated 9 years ago
- Collision Avoidance for ISO 1800-6C using SDR.☆11May 27, 2015Updated 11 years ago
- EPC C1G2 reader for the USRPv1☆27Dec 20, 2014Updated 11 years ago
- Partial Verilog implimentation of a WiMAX OFDM Phy☆19May 28, 2012Updated 14 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Design and Verification of a Complete Application Specific Integrated Circuit☆12Nov 21, 2016Updated 9 years ago
- Firmware repository for the WISP 5.0☆66Apr 25, 2022Updated 4 years ago
- Identifies ASL Hand Gesture for numbers using image processing in verilog☆15May 3, 2012Updated 14 years ago
- Multi-threaded 32-bit embedded core family.☆24Jul 9, 2012Updated 14 years ago
- 2 Way Superscalar P6 Out of Order Processor☆10May 3, 2022Updated 4 years ago
- Sound synthetizer with an fpga☆11Mar 14, 2015Updated 11 years ago
- This project is based on Digital VLSI Testing and Testability. The netlist is given as input, the code performs Dominance fault collapsin…☆11Nov 16, 2021Updated 4 years ago
- a Python framework for managing embedded HW/SW projects☆24Oct 14, 2026Updated 3 weeks ago
- LibreLane full-chip flow template for IHP SG13G2 OpenPDK☆26Oct 17, 2026Updated 2 weeks ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- a MIPS-based embedded system on FPGA☆10Mar 10, 2017Updated 9 years ago
- Initial 0.0.1 push☆13Jun 10, 2016Updated 10 years ago
- Open source implementation of a x86 processor http://zet.aluzina.org☆11Mar 17, 2014Updated 12 years ago
- Project 2.2 Frequency counter☆12May 30, 2025Updated last year
- ☆20Jun 18, 2022Updated 4 years ago
- An accurate Electro Cardio Graph system, with peak detection and counting mechanism programmed in Verilog.☆15Jan 6, 2019Updated 7 years ago
- Implementation of RSA algorithm on FPGA using Verilog☆27Aug 1, 2018Updated 8 years ago