wisp / rfid-verilogLinks
RFID tag and tester in Verilog
☆40Updated 12 years ago
Alternatives and similar repositories for rfid-verilog
Users that are interested in rfid-verilog are comparing it to the libraries listed below
Sorting:
- Fully pipelined Integer Scaled / Unscaled Radix-2 Forward/Inverse Fast Fourier Transform (FFT) IP-core for newest Xilinx FPGAs (Source la…☆86Updated 2 years ago
- (RETIRED see https://github.com/analogdevicesinc/hdl instead) FPGA interface reference designs for Analog Devices mixed signal IC product…☆89Updated 7 years ago
- LTE/WiFi/5G-NR SDR Transceiver☆55Updated 6 years ago
- A basic Soft(Gate)ware Defined Radio architecture☆99Updated last year
- Digital Interpolation Techniques Applied to Digital Signal Processing☆66Updated last year
- Extensible FPGA control platform☆61Updated 2 years ago
- Extremely basic CortexM0 SoC based on ARM DesignStart Eval☆27Updated 7 years ago
- DMA source and sink blocks for Xilinx Zynq FPGAs☆23Updated 5 years ago
- A highly optimized streaming FFT core based on Bailey's 4-step large FFT algorithm☆122Updated 4 years ago
- A collection of phase locked loop (PLL) related projects☆113Updated last year
- JESD204B core for Migen/MiSoC☆35Updated 4 years ago
- Small footprint and configurable JESD204B core☆49Updated last month
- Various projects of SPI loader module for xilinx fpga☆33Updated 5 years ago
- A guide to creating custom AXI-lite slave peripherals using the Xilinx Vivado tools☆41Updated 7 years ago
- Verilog based BCH encoder/decoder☆125Updated 3 years ago
- USB Full Speed PHY☆47Updated 5 years ago
- A collection of debugging busses developed and presented at zipcpu.com☆41Updated last year
- Fork of OpenCores jpegencode with Cocotb testbench☆46Updated 10 years ago
- SHA-256 IP core for ZedBoard (Zynq SoC)☆31Updated 7 years ago
- Open source 10 Gigabit Ethernet MAC core compatible with Xilinx's non-free 10GMAC☆69Updated 8 years ago
- USB -> AXI Debug Bridge☆40Updated 4 years ago
- Test of the USB3 IP Core from Daisho on a Xilinx device☆100Updated 6 years ago
- Ethernet MAC 10/100 Mbps☆84Updated 6 years ago
- Altera Cyclone IV FPGA project for the PCIe LimeSDR board☆41Updated 3 years ago
- A demonstration showing how several components can be compsed to build a simulated spectrogram☆46Updated last year
- ☆87Updated 8 years ago
- Example design for the Ethernet FMC using the hard GEMs of the Zynq☆60Updated 6 months ago
- Example design for the Ethernet FMC using 4 AXI Ethernet Subsystem IP blocks☆70Updated 6 months ago
- An efficient implementation of the Viterbi decoding algorithm in Verilog☆58Updated last year
- Collection of open-source peripherals in Verilog☆183Updated 3 years ago