ben-marshall / verilog-vcd-parserLinks
A parser for Value Change Dump (VCD) files as specified in the IEEE System Verilog 1800-2012 standard.
☆97Updated 3 years ago
Alternatives and similar repositories for verilog-vcd-parser
Users that are interested in verilog-vcd-parser are comparing it to the libraries listed below
Sorting:
- A Standalone Structural Verilog Parser☆97Updated 3 years ago
- ☆82Updated this week
- Introductory course into static timing analysis (STA).☆96Updated last month
- A SystemC productivity library: https://minres.github.io/SystemC-Components/☆111Updated last week
- A Flex/Bison Parser for the IEEE 1364-2001 Verilog Standard.☆133Updated 6 years ago
- A complete open-source design-for-testing (DFT) Solution☆164Updated 2 months ago
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆139Updated last month
- ideas and eda software for vlsi design☆50Updated this week
- ☆97Updated last year
- Tatum: A Fast, Flexible Static Timing Analysis (STA) Engine for Digital Circuits☆62Updated last year
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆89Updated this week
- Python bindings for slang, a library for compiling SystemVerilog☆62Updated 7 months ago
- SVUT is a simple framework to create Verilog/SystemVerilog unit tests. Just focus on your tests!☆80Updated 10 months ago
- Code to read various RTL simulator wave formats (fsdb, shm, vcd, wlf) into python and apply it as stimuli via cocotb/plain vpi.☆62Updated 4 years ago
- Re-coded Xilinx primitives for Verilator use☆50Updated 2 months ago
- Kactus2 is a graphical EDA tool based on the IP-XACT standard.☆224Updated this week
- RISC-V Verification Interface☆101Updated 2 months ago
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆60Updated last week
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆83Updated 10 months ago
- Python packages providing a library for Verification Stimulus and Coverage☆126Updated last month
- Verilog parser, preprocessor, and related tools for the Verilog-Perl package☆139Updated last year
- Open Source tool to build liberty files and for Characterizing Standard Cells.☆27Updated 4 years ago
- high-performance RTL simulator☆173Updated last year
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆68Updated 8 months ago
- ☆55Updated 9 years ago
- fakeram generator for use by researchers who do not have access to commercial ram generators☆37Updated 2 years ago
- Constrained random stimuli generation for C++ and SystemC☆52Updated last year
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆84Updated 3 months ago
- [WIP] Dockerize Synopsys/Cadence EDA tools☆90Updated 6 years ago
- A SystemVerilog source file pickler.☆59Updated 10 months ago