ben-marshall / verilog-vcd-parserLinks
A parser for Value Change Dump (VCD) files as specified in the IEEE System Verilog 1800-2012 standard.
☆95Updated 3 years ago
Alternatives and similar repositories for verilog-vcd-parser
Users that are interested in verilog-vcd-parser are comparing it to the libraries listed below
Sorting:
- A Standalone Structural Verilog Parser☆92Updated 3 years ago
- Introductory course into static timing analysis (STA).☆94Updated last month
- Tatum: A Fast, Flexible Static Timing Analysis (STA) Engine for Digital Circuits☆61Updated last year
- An Open-Source Analytical Placer for Large Scale Heterogeneous FPGAs using Deep-Learning Toolkit☆82Updated last month
- Collection of digital hardware modules & projects (benchmarks)☆59Updated 3 weeks ago
- Open Source tool to build liberty files and for Characterizing Standard Cells.☆27Updated 4 years ago
- ☆42Updated 8 months ago
- Python packages providing a library for Verification Stimulus and Coverage☆121Updated this week
- ☆105Updated 5 years ago
- AXI4 Full, Lite, and AxiStream verification components. AXI4 Interface Master, Responder, and Memory verification components. AxiStream t…☆135Updated this week
- SystemVerilog frontend for Yosys☆117Updated last week
- ☆95Updated last year
- This repository is dedicated to providing a comprehensive guide and practical examples for using VC Formal for formal verification. Our g…☆28Updated last year
- Re-coded Xilinx primitives for Verilator use☆48Updated last year
- ☆52Updated 9 years ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆83Updated last year
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆77Updated this week
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆104Updated last year
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆65Updated 5 months ago
- reference block design for the ASAP7nm library in Cadence Innovus☆44Updated 11 months ago
- A SystemC productivity library: https://minres.github.io/SystemC-Components/☆104Updated last week
- ☆70Updated this week
- Python bindings for slang, a library for compiling SystemVerilog☆58Updated 4 months ago
- RISC-V Verification Interface☆92Updated this week
- EPFL and ISCAS85 combinational benchmark circuits in generic gate verilog☆27Updated 5 years ago
- ideas and eda software for vlsi design☆50Updated last week
- Verilog parser, preprocessor, and related tools for the Verilog-Perl package☆135Updated last year
- A complete open-source design-for-testing (DFT) Solution☆153Updated last week
- IDEA project source files☆106Updated 6 months ago
- General Purpose AXI Direct Memory Access☆50Updated last year