janestreet / hardcaml_of_verilog

Related projects ⓘ

Alternatives and complementary repositories for hardcaml_of_verilog

• janestreet / hardcaml_verify
  Hardcaml Verification Tools
  ☆12Updated this week
• janestreet / hardcaml_circuits
  Hardcaml Circuits
  ☆17Updated this week
• askvortsov1 / hardcaml-mips
  ☆34Updated 2 years ago
• ujamjar / hardcaml-riscv
  RISC-V instruction set CPUs in HardCaml
  ☆15Updated 8 years ago
• ujamjar / hardcaml-examples
  HardCaml example designs
  ☆18Updated 6 years ago
• sifive / RiscvSpecFormal
  The RiscvSpecKami package provides SiFive's RISC-V processor model. Built using Coq, this processor model can be used for simulation, mod…
  ☆75Updated 4 years ago
• sifive / ProcKami
  Kami based processor implementations and specifications
  ☆22Updated 4 years ago
• jserot / caph
  A language and toolset for implementing dataflow applications on FPGAs
  ☆27Updated 5 years ago
• CTSRD-CHERI / sail-cheri-riscv
  CHERI-RISC-V model written in Sail
  ☆55Updated last month
• ujamjar / hardcaml-llvmsim
  LLVM JIT Cycle Accurate Simulator for HardCaml
  ☆13Updated 7 years ago
• fyquah / hardcaml_arty
  A hardcaml library to interface with arty boards
  ☆15Updated last year
• POETSII / tinsel
  Manythread RISC-V overlay for FPGA clusters
  ☆35Updated 2 years ago
• CakeML / hardware
  Verilog development and verification project for HOL4
  ☆24Updated this week
• mit-plv / koika
  A core language for rule-based hardware design 🦑
  ☆140Updated last month
• clairexen / picorv
  PicoRV
  ☆43Updated 4 years ago
• YosysHQ / abc
  ABC: System for Sequential Logic Synthesis and Formal Verification
  ☆27Updated last week
• YosysHQ / mcy
  Mutation Cover with Yosys (MCY)
  ☆77Updated last week
• sifive / Kami
  Kami - a DSL for designing Hardware in Coq, and the associated semantics and theorems for proving its correctness. Kami is inspired by Bl…
  ☆197Updated 4 years ago
• B-Lang-org / bsc-contrib
  A place to share libraries and utilities that don't belong in the core bsc repo
  ☆33Updated last week
• mit-plv / kami
  A Platform for High-Level Parametric Hardware Specification and its Modular Verification
  ☆142Updated last month
• blarney-lang / blarney
  Haskell library for hardware description
  ☆98Updated last month
• rems-project / sail-arm
  Sail version of Arm ISA definition, currently for Armv9.3-A, and with the previous Sail Armv8.5-A model
  ☆71Updated last month
• BSVLang / Main
  Main page
  ☆126Updated 4 years ago
• lachlansneff / ligeia
  A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.
  ☆19Updated 2 years ago
• rsnikhil / RISCV_ISA_Formal_Spec_in_BSV
  A formal spec of the RISC-V Instruction Set Architecture, written in Bluespec BSV (executable, synthesizable)
  ☆20Updated 7 years ago
• Kuree / fsim
  Fiber-based SystemVerilog Simulator.
  ☆25Updated 2 years ago
• CTSRD-CHERI / bluecheck
  A generic test bench written in Bluespec
  ☆45Updated 3 years ago
• ymherklotz / vericert
  A formally verified high-level synthesis tool based on CompCert and written in Coq.
  ☆88Updated 4 months ago
• sifive / wake
  The SiFive wake build tool
  ☆86Updated this week
• Kuree / hgdb
  Hardware generator debugger
  ☆71Updated 9 months ago