Alternatives and similar repositories for hardcaml_of_verilog:

Users that are interested in hardcaml_of_verilog are comparing it to the libraries listed below

• janestreet / hardcaml_verify
  Hardcaml Verification Tools
  ☆12Updated last month
• janestreet / hardcaml_circuits
  Hardcaml Circuits
  ☆18Updated last month
• askvortsov1 / hardcaml-mips
  ☆34Updated 2 years ago
• ujamjar / hardcaml-riscv
  RISC-V instruction set CPUs in HardCaml
  ☆15Updated 8 years ago
• ujamjar / hardcaml-waveterm
  [Deprecated] Digital waveform viewer
  ☆9Updated 6 years ago
• ujamjar / hardcaml-llvmsim
  LLVM JIT Cycle Accurate Simulator for HardCaml
  ☆13Updated 7 years ago
• ujamjar / hardcaml-examples
  HardCaml example designs
  ☆18Updated 6 years ago
• fyquah / hardcaml_arty
  A hardcaml library to interface with arty boards
  ☆15Updated last year
• sifive / RiscvSpecFormal
  The RiscvSpecKami package provides SiFive's RISC-V processor model. Built using Coq, this processor model can be used for simulation, mod…
  ☆75Updated 4 years ago
• CTSRD-CHERI / sail-cheri-riscv
  CHERI-RISC-V model written in Sail
  ☆56Updated last week
• SymbioticEDA / nerv
  Naive Educational RISC-V -- A simple single-stage RV32I processor
  ☆25Updated 4 years ago
• jserot / caph
  A language and toolset for implementing dataflow applications on FPGAs
  ☆27Updated 5 years ago
• ymherklotz / verismith
  Verilog Fuzzer to test the major simulators and sythesisers by generating random, valid Verilog.
  ☆98Updated 2 months ago
• sifive / ProcKami
  Kami based processor implementations and specifications
  ☆22Updated 4 years ago
• POETSII / tinsel
  Manythread RISC-V overlay for FPGA clusters
  ☆35Updated 2 years ago
• CakeML / hardware
  Verilog development and verification project for HOL4
  ☆24Updated 2 months ago
• lachlansneff / ligeia
  A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.
  ☆19Updated 2 years ago
• B-Lang-org / bsc-contrib
  A place to share libraries and utilities that don't belong in the core bsc repo
  ☆33Updated last month
• backtracking / creal
  An exact real arithmetic (aka constructive reals) for OCaml
  ☆12Updated 7 months ago
• YosysHQ / abc
  ABC: System for Sequential Logic Synthesis and Formal Verification
  ☆27Updated last month
• clairexen / picorv
  PicoRV
  ☆44Updated 4 years ago
• rsnikhil / RISCV_ISA_Formal_Spec_in_BSV
  A formal spec of the RISC-V Instruction Set Architecture, written in Bluespec BSV (executable, synthesizable)
  ☆20Updated 7 years ago
• eschkufz / cascade
  A Just-In-Time Compiler for Verilog from VMware Research
  ☆22Updated 4 years ago
• YosysHQ / mcy
  Mutation Cover with Yosys (MCY)
  ☆78Updated last month
• B-Lang-org / bdw
  BSC Development Workstation (BDW)
  ☆28Updated 2 months ago
• BSVLang / Main
  Main page
  ☆125Updated 4 years ago
• CTSRD-CHERI / bluecheck
  A generic test bench written in Bluespec
  ☆47Updated 4 years ago
• f4pga / ideas
  Random ideas and interesting ideas for things we hope to eventually do.
  ☆86Updated 2 years ago
• Kuree / fsim
  Fiber-based SystemVerilog Simulator.
  ☆25Updated 2 years ago
• mit-plv / kami
  A Platform for High-Level Parametric Hardware Specification and its Modular Verification
  ☆145Updated 3 months ago