Alternatives and similar repositories for hardcaml_of_verilog

Users that are interested in hardcaml_of_verilog are comparing it to the libraries listed below

• janestreet / hardcaml_verify
  Hardcaml Verification Tools
  ☆12Updated last week
• janestreet / hardcaml_circuits
  Hardcaml Circuits
  ☆21Updated last week
• askvortsov1 / hardcaml-mips
  ☆37Updated 3 years ago
• ujamjar / hardcaml-waveterm
  [Deprecated] Digital waveform viewer
  ☆9Updated 6 years ago
• ujamjar / hardcaml-riscv
  RISC-V instruction set CPUs in HardCaml
  ☆15Updated 8 years ago
• fyquah / hardcaml_arty
  A hardcaml library to interface with arty boards
  ☆15Updated 2 years ago
• ujamjar / hardcaml-examples
  HardCaml example designs
  ☆18Updated 6 years ago
• POETSII / tinsel
  Manythread RISC-V overlay for FPGA clusters
  ☆38Updated 2 years ago
• ymherklotz / verismith
  Verilog Fuzzer to test the major simulators and sythesisers by generating random, valid Verilog.
  ☆104Updated 3 weeks ago
• ujamjar / hardcaml-llvmsim
  LLVM JIT Cycle Accurate Simulator for HardCaml
  ☆13Updated 8 years ago
• CTSRD-CHERI / sail-cheri-riscv
  CHERI-RISC-V model written in Sail
  ☆59Updated 2 months ago
• Ravenslofty / yosys-cookbook
  User-friendly explanation of Yosys options
  ☆113Updated 3 years ago
• psurply / dwfv
  A simple digital waveform viewer with vi-like key bindings.
  ☆139Updated 3 months ago
• YosysHQ / mcy
  Mutation Cover with Yosys (MCY)
  ☆83Updated last month
• lachlansneff / ligeia
  A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.
  ☆19Updated 2 years ago
• B-Lang-org / bsc-contrib
  A place to share libraries and utilities that don't belong in the core bsc repo
  ☆35Updated 2 months ago
• jserot / caph
  A language and toolset for implementing dataflow applications on FPGAs
  ☆28Updated 6 years ago
• amaranth-lang / amaranth-soc
  System on Chip toolkit for Amaranth HDL
  ☆90Updated 7 months ago
• clairexen / picorv
  PicoRV
  ☆44Updated 5 years ago
• PrincetonUniversity / prga
  Open-source FPGA research and prototyping framework.
  ☆206Updated 9 months ago
• Kuree / fsim
  Fiber-based SystemVerilog Simulator.
  ☆25Updated 2 years ago
• ymherklotz / vericert
  A formally verified high-level synthesis tool based on CompCert and written in Coq.
  ☆92Updated 11 months ago
• amaranth-lang / amaranth-boards
  Board definitions for Amaranth HDL
  ☆117Updated 2 months ago
• antonblanchard / chiselwatt
  A tiny POWER Open ISA soft processor written in Chisel
  ☆108Updated 2 years ago
• gatecat / nextpnr-xilinx
  Experimental flows using nextpnr for Xilinx devices
  ☆238Updated 7 months ago
• Kuree / hgdb
  Hardware generator debugger
  ☆74Updated last year
• pulp-platform / morty
  A SystemVerilog source file pickler.
  ☆57Updated 7 months ago
• AUCOHL / Lighter
  An automatic clock gating utility
  ☆48Updated last month
• BSVLang / Main
  Main page
  ☆126Updated 5 years ago
• mit-plv / koika
  A core language for rule-based hardware design 🦑
  ☆154Updated 7 months ago