mattvenn / frequency_counterLinks
Project 2.2 Frequency counter
☆12Updated 8 months ago
Alternatives and similar repositories for frequency_counter
Users that are interested in frequency_counter are comparing it to the libraries listed below
Sorting:
- Digital systems are clocked. This project is about constructing a high-Q clock by simmering an ordinary quartz crystal in a heavy numeric…☆22Updated last week
- VHDL Library for implementing common DSP functionality.☆31Updated 7 years ago
- a USB2 highspeed device core, written in amaranth HDL☆52Updated last year
- ☆38Updated last year
- Hardware Design/Visualization/Simulation/RTLGeneration Framework☆16Updated last week
- Demo of how to use https://github.com/openXC7 tools (yosys+nextpnr-xilinx) to implement the HW side of a custom SoC with RISC-V CPU & our…☆36Updated 11 months ago
- tools to help make the most of the limited space we have on the Google sponsored Efabless shuttles☆37Updated 3 years ago
- A tiny example of PCM to PDM pipeline on FPGA☆22Updated 3 years ago
- Quick'n'dirty FuseSoC+cocotb example☆19Updated last year
- ☆24Updated 5 years ago
- A collection of demonstration digital filters☆166Updated 2 years ago
- Open source MPSoC running 620 MIPS (CHStone) of RISC-V (RV32iMC) programms on the ARTY board (XC7A35T).☆22Updated 6 years ago
- Prefix tree adder space exploration library☆56Updated 2 weeks ago
- ☆48Updated 2 years ago
- I2S transciever implemented in Verilog HDL☆32Updated 8 years ago
- Generate Zynq configurations without using the vendor GUI☆30Updated 2 years ago
- Verilog design files and Icestudio file for streaming the OV7670 camera using ULX3S FPGA Board☆23Updated 4 years ago
- The first-ever opensource RTL core for PCIE EndPoint. Without vendor-locked HMs for Data Link, Transaction, Application layers; With stan…☆55Updated last month
- Project Peppercorn - GateMate FPGA Bitstream Documentation☆32Updated last week
- sliding DFT for FPGA, targetting Lattice ICE40 1k☆76Updated 5 years ago
- ☆28Updated last month
- A set of rules and recommendations for analog and digital circuit designers.☆31Updated last year
- HDL code for a DDS (direct digital synthesizer) with AXI stream interface☆24Updated 2 years ago
- Fabric generator and CAD tools graphical frontend☆17Updated 6 months ago
- assorted library of utility cores for amaranth HDL☆102Updated last year
- A LiteX module implementing a USB UAC2 module with simple PDM in/out☆16Updated 3 years ago
- Synthesizable SystemVerilog IP-Core of the I2S Receiver☆10Updated 5 years ago
- A comparison of 1st and 2nd order sigma delta DAC for FPGA☆62Updated 5 years ago
- Convenience script to install the nextpnr-xilinx toolchain for Kintex7, Artix7, Spartan7 and Zynq7☆92Updated 7 months ago
- Spicing up the first and (no longer) the only EU FPGA chip with a flashy new board, loaded with a suite of engaging demos and examples =>…☆88Updated 3 months ago