risclite / verilog-dividerView external linksLinks
a super-simple pipelined verilog divider. flexible to define stages
☆59Jul 25, 2019Updated 6 years ago
Alternatives and similar repositories for verilog-divider
Users that are interested in verilog-divider are comparing it to the libraries listed below
Sorting:
- Circuit Synthesis for Yao's Garbled Circuit by TinyGarble☆11Sep 25, 2020Updated 5 years ago
- RISC-V 32-bit core for MCCI Catena 4710☆10Jul 31, 2019Updated 6 years ago
- The code for an FPGA softcore comparison☆11Jun 21, 2020Updated 5 years ago
- SCARV: a side-channel hardened RISC-V platform☆28Jan 11, 2023Updated 3 years ago
- Approximate arithmetic circuits for FPGAs☆13Feb 19, 2020Updated 5 years ago
- a multiplier÷r verilog RTL file for RV32M instructions☆14Mar 17, 2020Updated 5 years ago
- RFID tag and tester in Verilog☆42Apr 4, 2013Updated 12 years ago
- Design a median filter for a Generic RGB image.☆14Mar 6, 2019Updated 6 years ago
- ☆16Sep 26, 2022Updated 3 years ago
- HDMI + GPU-pipeline + FFT☆14Mar 4, 2016Updated 9 years ago
- Python module containing verilog files for rocket cpu (for use with LiteX).☆14Jan 16, 2026Updated 3 weeks ago
- Icestudio collection for standard Input-Output in different devices☆15Jun 28, 2024Updated last year
- iCE40 floorplan viewer☆24Jun 23, 2018Updated 7 years ago
- 16QAM modulation and demodulation by Verilog☆21Jan 4, 2021Updated 5 years ago
- A RISC-V 32 bits, Out Of Order, single issue with branch prediction CPU, implementing the B, C, M and Zfinx extensions.☆20Apr 7, 2025Updated 10 months ago
- Java library for parsing and manipulating graph representations of gate-level Verilog netlists☆15Jan 9, 2017Updated 9 years ago
- Chisel library for Unum Type-III Posit Arithmetic☆45Apr 2, 2025Updated 10 months ago
- Library of generic verilog buildingblocks☆17Dec 25, 2025Updated last month
- Processing Unit with RISCV-32 / RISCV-64 / RISCV-128☆20Updated this week
- Learn RISC-V☆21Dec 5, 2024Updated last year
- IEEE 754 single and double precision floating point library in systemverilog and vhdl☆81Jan 2, 2026Updated last month
- Series of tools for die shot reverse-engineering☆17Mar 7, 2024Updated last year
- CoreScore☆172Nov 14, 2025Updated 3 months ago
- RISCV Gem5 simulator flow for Architetture dei Sistemi di Elaborazione☆30Nov 5, 2025Updated 3 months ago
- Cortex-M0 DesignStart Wrapper☆22Aug 11, 2019Updated 6 years ago
- A very simple computer written in Verilog, with a Python test bench☆20Jun 27, 2018Updated 7 years ago
- A barebones 64-bit RISC-V micro-controller class CPU, implementing the I(nteger), M(ul/div), C(ompressed) and K(ryptography) extensions.☆48Jan 31, 2022Updated 4 years ago
- A ZipCPU based demonstration of the MAX1000 FPGA board☆23May 11, 2021Updated 4 years ago
- A RocketChip rv64imac blinky for yosys/nextpnr/trellis & the Lattice ECP5 fpga☆26Aug 23, 2019Updated 6 years ago
- SCARV: a side-channel hardened RISC-V platform☆22Mar 31, 2021Updated 4 years ago
- Gate array reverse engineering☆29Dec 28, 2025Updated last month
- SDRAM controller optimized to a memory bandwidth of 316MB/s☆29Aug 16, 2021Updated 4 years ago
- Verilog re-implementation of the famous CAPCOM arcade game☆29Jan 25, 2019Updated 7 years ago
- Educational verilog library that supports IEEE754 floating point arithmetic with a parametrizable mantissa and exponent☆32Mar 13, 2025Updated 11 months ago
- IP submodules, formatted for easier CI integration☆31Sep 22, 2025Updated 4 months ago
- Gaussian noise generator Verilog IP core☆32May 22, 2023Updated 2 years ago
- "IoT Made Easy!" - Open sourcing the latest RN2xx3 beta firmware for self-support, self-maintenance and self-programming☆32Oct 19, 2021Updated 4 years ago
- Kronos is a 3-stage in-order RISC-V RV32I_Zicsr_Zifencei core geared towards FPGA implementations☆76May 15, 2023Updated 2 years ago
- Project 2.2 Frequency counter☆12May 30, 2025Updated 8 months ago