diwu1990 / UnarySim
This is a general-purpose simulator for unary computing based on PyTorch, with the paper accepted to ISCA 2020 and awarded IEEE Micro Top Pick for 2020.
☆41Updated last year
Related projects ⓘ
Alternatives and complementary repositories for UnarySim
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆65Updated 3 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆44Updated 2 years ago
- ☆24Updated 7 months ago
- Linux docker for the DNN accelerator exploration infrastructure composed of Accelergy and Timeloop☆46Updated 2 weeks ago
- [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers☆29Updated 2 years ago
- MICRO22 artifact evaluation for Sparseloop☆39Updated 2 years ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆74Updated last year
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆63Updated 5 years ago
- mNPUsim: A Cycle-accurate Multi-core NPU Simulator (IISWC 2023)☆38Updated 6 months ago
- ☆37Updated 8 months ago
- A reference implementation of the Mind Mappings Framework.☆28Updated 2 years ago
- ☆25Updated 3 years ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆30Updated last month
- MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator☆51Updated 3 years ago
- An Open-Source Tool for CGRA Accelerators☆57Updated 3 months ago
- ☆34Updated 4 months ago
- ONNXim is a fast cycle-level simulator that can model multi-core NPUs for DNN inference☆67Updated last week
- ☆23Updated 3 years ago
- ☆33Updated 3 years ago
- ☆70Updated last year
- Heterogenous ML accelerator☆16Updated last month
- An Open-Source Tool for CGRA Accelerators☆17Updated 7 months ago
- Multi-core HW accelerator mapping optimization framework for layer-fused ML workloads.☆40Updated last week
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆53Updated last month
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆59Updated 3 years ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆71Updated 3 months ago
- ☆31Updated 3 years ago
- ☆10Updated last year
- Processing in Memory Emulation☆18Updated last year
- Serpens is an HBM FPGA accelerator for SpMV☆16Updated 3 months ago