HirokiNakahara / GUINNESS
GUINNESS: A GUI-based binarized deep Neural NEtwork SyntheSizer toward an FPGA
☆180Updated 5 years ago
Alternatives and similar repositories for GUINNESS:
Users that are interested in GUINNESS are comparing it to the libraries listed below
- Binary Neural Network Framework for FPGA(Differentiable LUT)☆157Updated 5 months ago
- Binarized Convolutional Neural Networks on Software-Programmable FPGAs☆303Updated 4 years ago
- HLS based Deep Neural Network Accelerator Library for Xilinx Ultrascale+ MPSoCs☆324Updated 5 years ago
- ☆143Updated 6 years ago
- ☆119Updated 7 years ago
- The 1st place winner's source codes for DAC 2018 System Design Contest, FPGA Track☆89Updated 6 years ago
- Getting Started with Xilinx ML Suite☆337Updated 4 years ago
- ☆39Updated 7 years ago
- Quantized Neural Networks (QNNs) on PYNQ☆684Updated 3 years ago
- OpenCL Labs for PAPAA Summer School 2016 Edition☆46Updated 7 years ago
- Formerly known as the 'reVISION Getting Started Guide', the Embedded Reference Platforms User Guide covers the embedded vision reference …☆11Updated last year
- ☆83Updated 4 years ago
- Open Source Specialized Computing Stack for Accelerating Deep Neural Networks.☆209Updated 6 years ago
- SDSoC™ (Software-Defined System-On-Chip) Environment Tutorials☆151Updated 5 years ago
- Xilinx Deep Learning IP☆91Updated 3 years ago
- Caffe to VHDL☆67Updated 4 years ago
- Source Codes for a lecture entitled "Parallel and Reconfigurable VLSI Computing" in Tokyo Tech.☆27Updated 3 years ago
- FireSim-NVDLA: NVIDIA Deep Learning Accelerator (NVDLA) Integrated with RISC-V Rocket Chip SoC Running on the Amazon FPGA Cloud☆160Updated 3 years ago
- ☆246Updated 4 years ago
- A discussion group on Open Source Deep Learning Accelerator, with technical reports and potential hardware/software issues.☆141Updated 7 years ago
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆104Updated 6 years ago
- FPGA-based neural network inference project with an end-to-end approach (from training to implementation to deployment)☆268Updated 5 years ago
- ☆87Updated 5 years ago
- NNgen: A Fully-Customizable Hardware Synthesis Compiler for Deep Neural Network☆349Updated last year
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆111Updated 7 years ago
- PYNQ, Neural network Language model, Overlay☆106Updated 5 years ago
- Board files to build Ultra 96 PYNQ image☆154Updated 4 months ago
- BISMO: A Scalable Bit-Serial Matrix Multiplication Overlay for Reconfigurable Computing☆137Updated 5 years ago
- Premade bitstreams and block designs to complemented the PYNQ overlay tutorial☆40Updated 3 years ago
- SDAccel Examples☆357Updated 2 years ago