HirokiNakahara / GUINNESSLinks
GUINNESS: A GUI-based binarized deep Neural NEtwork SyntheSizer toward an FPGA
☆181Updated 6 years ago
Alternatives and similar repositories for GUINNESS
Users that are interested in GUINNESS are comparing it to the libraries listed below
Sorting:
- HLS based Deep Neural Network Accelerator Library for Xilinx Ultrascale+ MPSoCs☆335Updated 6 years ago
- Binary Neural Network Framework for FPGA(Differentiable LUT)☆165Updated 3 months ago
- ☆83Updated 5 years ago
- FireSim-NVDLA: NVIDIA Deep Learning Accelerator (NVDLA) Integrated with RISC-V Rocket Chip SoC Running on the Amazon FPGA Cloud☆164Updated 3 years ago
- Source Codes for a lecture entitled "Parallel and Reconfigurable VLSI Computing" in Tokyo Tech.☆28Updated 4 years ago
- Getting Started with Xilinx ML Suite☆339Updated 4 years ago
- NNgen: A Fully-Customizable Hardware Synthesis Compiler for Deep Neural Network☆357Updated 2 years ago
- ☆119Updated 7 years ago
- Quantized Neural Networks (QNNs) on PYNQ☆700Updated 3 years ago
- Binarized Convolutional Neural Networks on Software-Programmable FPGAs (FPGA'17)☆311Updated 5 years ago
- The 1st place winner's source codes for DAC 2018 System Design Contest, FPGA Track☆91Updated 7 years ago
- ☆140Updated 7 years ago
- Polyphony is Python based High-Level Synthesis compiler.☆108Updated 10 months ago
- SDSoC™ (Software-Defined System-On-Chip) Environment Tutorials☆155Updated 5 years ago
- Caffe to VHDL☆68Updated 5 years ago
- Xilinx Deep Learning IP☆94Updated 4 years ago
- Formerly known as the 'reVISION Getting Started Guide', the Embedded Reference Platforms User Guide covers the embedded vision reference …☆11Updated last year
- A discussion group on Open Source Deep Learning Accelerator, with technical reports and potential hardware/software issues.☆144Updated 8 years ago
- Python-based Portable IP-core Synthesis Framework for FPGA-based Computing☆53Updated 9 years ago
- ☆250Updated 5 years ago
- Dynamically Allocated Neural Network Accelerator for the RISC-V Rocket Microprocessor in Chisel☆218Updated 5 years ago
- OpenCL Labs for PAPAA Summer School 2016 Edition☆46Updated 8 years ago
- This repository contains a SDSoC Project which includes an implementation of a 3-layered artificial neural network (testphase only). It c…☆12Updated 9 years ago
- Board files to build Ultra 96 PYNQ image☆157Updated 2 months ago
- ☆39Updated 8 years ago
- Sample scripts for FPGA-based AI Edge Contest 2019☆12Updated 5 years ago
- Documentation for NVDLA.☆260Updated 4 months ago
- Example code and instructions on getting Tensorflow Lite running on a Xilinx Zynq☆49Updated 7 years ago
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆108Updated 7 years ago
- HLS branch of Halide☆79Updated 7 years ago