GUINNESS: A GUI-based binarized deep Neural NEtwork SyntheSizer toward an FPGA
☆182Jul 20, 2019Updated 7 years ago
Alternatives and similar repositories for GUINNESS
Users that are interested in GUINNESS are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Binarized Convolutional Neural Networks on Software-Programmable FPGAs (FPGA'17)☆317Nov 16, 2020Updated 5 years ago
- Quantized Neural Networks (QNNs) on PYNQ☆705Jan 4, 2022Updated 4 years ago
- ☆252Oct 13, 2020Updated 6 years ago
- Master Thesis "ZynqNet: An FPGA-Accelerated Embedded Convolutional Neural Network"☆780May 26, 2017Updated 9 years ago
- Machine learning lecture (3Q) materials in Tokyo Tech☆11Nov 24, 2021Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- experimental binary net implementation in chainer☆102Feb 14, 2016Updated 10 years ago
- HLS based Deep Neural Network Accelerator Library for Xilinx Ultrascale+ MPSoCs☆339Jul 9, 2019Updated 7 years ago
- ☆14Mar 13, 2023Updated 3 years ago
- ☆346Jun 16, 2020Updated 6 years ago
- ☆39May 12, 2017Updated 9 years ago
- OV7670 Camera Module Initialize with XILINX ZYNQ Driver☆13Oct 22, 2016Updated 9 years ago
- This repository contains a SDSoC Project which includes an implementation of a 3-layered artificial neural network (testphase only). It c…☆12Oct 7, 2016Updated 10 years ago
- YOLOtiny v2をchainerに移植したもの☆13Jan 5, 2018Updated 8 years ago
- Hand-written HDL code and C-based HLS designs for K-means clustering implementations on FPGAs☆49Aug 31, 2017Updated 9 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- ☆69May 6, 2020Updated 6 years ago
- Ristretto: Quantization and compression of large AI models. Author: Philipp Gysel.☆287Jan 24, 2026Updated 8 months ago
- Training Deep Neural Networks with Weights and Activations Constrained to +1 or -1☆1,068Nov 28, 2018Updated 7 years ago
- ☆119Dec 20, 2017Updated 8 years ago
- Karuta HLS Compiler: High level synthesis from prototype based object oriented script language to RTL (Verilog) aiming to be useful for F…☆109Jan 29, 2022Updated 4 years ago
- Sample scripts for FPGA-based AI Edge Contest 2019☆11Mar 20, 2020Updated 6 years ago
- Light-weighted neural network inference for object detection on small-scale FPGA board☆92May 25, 2019Updated 7 years ago
- ☆84Jul 16, 2020Updated 6 years ago
- ☆11Jun 13, 2021Updated 5 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Source Codes for a lecture entitled "Parallel and Reconfigurable VLSI Computing" in Tokyo Tech.☆28May 9, 2021Updated 5 years ago
- Bring Deep Learning to small devices☆246Apr 22, 2021Updated 5 years ago
- An OpenCL-based FPGA Accelerator for Convolutional Neural Networks☆1,393Feb 14, 2022Updated 4 years ago
- Caffe to VHDL☆68Jun 17, 2020Updated 6 years ago
- Binary Neural Network Framework for FPGA(Differentiable LUT)☆183Aug 12, 2025Updated last year
- ☆13Jun 12, 2018Updated 8 years ago
- Matrix Operation Library for FPGA https://xilinx.github.io/gemx/☆65Nov 7, 2019Updated 6 years ago
- SDSoC example projects☆13Mar 13, 2021Updated 5 years ago
- SDSoC™ (Software-Defined System-On-Chip) Environment Tutorials☆158Jan 23, 2020Updated 6 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Vivadoの操作を自動化する☆13Feb 15, 2021Updated 5 years ago
- Python on Zynq FPGA for Convolutional Neural Networks☆624May 15, 2018Updated 8 years ago
- Chisel Project for Integrating RTL code into SDAccel☆17Jan 12, 2018Updated 8 years ago
- Implementation for Trained Ternary Network.☆108Jan 13, 2017Updated 9 years ago
- OpenCL Labs for PAPAA Summer School 2016 Edition☆46Jul 24, 2017Updated 9 years ago
- Implementation of Ternary Weight Networks In Caffe☆62Nov 29, 2016Updated 9 years ago
- XJTU-Tripler is based on HiPU100, an FPGA-friendly DNN accelerator, developed by CAG, Institute of AI & Robotics, XJTU.☆212Jan 10, 2024Updated 2 years ago