HirokiNakahara / GUINNESSView external linksLinks
GUINNESS: A GUI-based binarized deep Neural NEtwork SyntheSizer toward an FPGA
☆181Jul 20, 2019Updated 6 years ago
Alternatives and similar repositories for GUINNESS
Users that are interested in GUINNESS are comparing it to the libraries listed below
Sorting:
- Quantized Neural Networks (QNNs) on PYNQ☆703Jan 4, 2022Updated 4 years ago
- Binarized Convolutional Neural Networks on Software-Programmable FPGAs (FPGA'17)☆311Nov 16, 2020Updated 5 years ago
- Master Thesis "ZynqNet: An FPGA-Accelerated Embedded Convolutional Neural Network"☆767May 26, 2017Updated 8 years ago
- ☆250Oct 13, 2020Updated 5 years ago
- experimental binary net implementation in chainer☆102Feb 14, 2016Updated 10 years ago
- ☆14Mar 13, 2023Updated 2 years ago
- HLS based Deep Neural Network Accelerator Library for Xilinx Ultrascale+ MPSoCs☆336Jul 9, 2019Updated 6 years ago
- ☆39May 12, 2017Updated 8 years ago
- Sample scripts for FPGA-based AI Edge Contest 2019☆12Mar 20, 2020Updated 5 years ago
- This repository contains a SDSoC Project which includes an implementation of a 3-layered artificial neural network (testphase only). It c…☆12Oct 7, 2016Updated 9 years ago
- Karuta HLS Compiler: High level synthesis from prototype based object oriented script language to RTL (Verilog) aiming to be useful for F…☆107Jan 29, 2022Updated 4 years ago
- OV7670 Camera Module Initialize with XILINX ZYNQ Driver☆11Oct 22, 2016Updated 9 years ago
- ☆340Jun 16, 2020Updated 5 years ago
- ☆65May 6, 2020Updated 5 years ago
- Binary Neural Network Framework for FPGA(Differentiable LUT)☆172Aug 12, 2025Updated 6 months ago
- Light-weighted neural network inference for object detection on small-scale FPGA board☆92May 25, 2019Updated 6 years ago
- Chisel Project for Integrating RTL code into SDAccel☆17Jan 12, 2018Updated 8 years ago
- Hand-written HDL code and C-based HLS designs for K-means clustering implementations on FPGAs☆49Aug 31, 2017Updated 8 years ago
- Machine learning lecture (3Q) materials in Tokyo Tech☆11Nov 24, 2021Updated 4 years ago
- Scripts to automate the process of building an image for the Xilinx PYNQ project. This repository is deprecated as its functionality is n…☆20Feb 21, 2017Updated 8 years ago
- ☆83Jul 16, 2020Updated 5 years ago
- Ristretto: Quantization and compression of large AI models. Author: Philipp Gysel.☆288Jan 24, 2026Updated 3 weeks ago
- ☆119Dec 20, 2017Updated 8 years ago
- Training Deep Neural Networks with Weights and Activations Constrained to +1 or -1☆1,064Nov 28, 2018Updated 7 years ago
- Hybrid BFS on Xilinx Zynq☆18Jun 9, 2015Updated 10 years ago
- ☆28Feb 21, 2018Updated 7 years ago
- Matrix Operation Library for FPGA https://xilinx.github.io/gemx/☆63Nov 7, 2019Updated 6 years ago
- Source Codes for a lecture entitled "Parallel and Reconfigurable VLSI Computing" in Tokyo Tech.☆28May 9, 2021Updated 4 years ago
- An OpenCL-based FPGA Accelerator for Convolutional Neural Networks☆1,367Feb 14, 2022Updated 4 years ago
- ☆11Jun 13, 2021Updated 4 years ago
- SDSoC example projects☆13Mar 13, 2021Updated 4 years ago
- Support for zScale on Spartan6 FPGAs☆15Aug 3, 2015Updated 10 years ago
- Simple AMP Running Linux and Bare-Metal System on Both Zynq SoC Processors☆22Dec 17, 2015Updated 10 years ago
- Polyphony is Python based High-Level Synthesis compiler.☆109Jan 29, 2025Updated last year
- XJTU-Tripler is based on HiPU100, an FPGA-friendly DNN accelerator, developed by CAG, Institute of AI & Robotics, XJTU.☆194Jan 10, 2024Updated 2 years ago
- YOLOtiny v2をchainerに移植したもの☆13Jan 5, 2018Updated 8 years ago
- Zynq PR Management☆13Apr 20, 2016Updated 9 years ago
- ☆12Aug 10, 2018Updated 7 years ago
- Caffe to VHDL☆68Jun 17, 2020Updated 5 years ago