lankas / SqueezeNetLinks
☆39Updated 8 years ago
Alternatives and similar repositories for SqueezeNet
Users that are interested in SqueezeNet are comparing it to the libraries listed below
Sorting:
- ☆119Updated 7 years ago
- OpenCL Labs for PAPAA Summer School 2016 Edition☆46Updated 7 years ago
- ☆84Updated 4 years ago
- ☆44Updated 5 years ago
- Caffe to VHDL☆67Updated 5 years ago
- CaffePresso: An Optimized Library for Deep Learning on Embedded Accelerator-based platforms☆88Updated 8 months ago
- The 1st place winner's source codes for DAC 2018 System Design Contest, FPGA Track☆89Updated 6 years ago
- Binarized Convolutional Neural Networks on Software-Programmable FPGAs☆306Updated 4 years ago
- Open Source Specialized Computing Stack for Accelerating Deep Neural Networks.☆215Updated 6 years ago
- Example code and instructions on getting Tensorflow Lite running on a Xilinx Zynq☆49Updated 7 years ago
- XNOR-Net inference on low-power IGLOO FPGA using Chisel☆9Updated 8 years ago
- FireSim-NVDLA: NVIDIA Deep Learning Accelerator (NVDLA) Integrated with RISC-V Rocket Chip SoC Running on the Amazon FPGA Cloud☆162Updated 3 years ago
- Residual Binarized Neural Network☆43Updated 7 years ago
- Implementing CNN code in CUDA and OpenCL to evaluate its performance on NVIDIA GPUs, AMD GPUs, and an FPGA platform.☆53Updated 8 years ago
- This repo is for ECE44x (Fall2015-Spring2016)☆20Updated 7 years ago
- Light-weighted neural network inference for object detection on small-scale FPGA board☆90Updated 6 years ago
- Xilinx Deep Learning IP☆92Updated 4 years ago
- ☆35Updated 8 years ago
- A discussion group on Open Source Deep Learning Accelerator, with technical reports and potential hardware/software issues.☆143Updated 7 years ago
- Formerly known as the 'reVISION Getting Started Guide', the Embedded Reference Platforms User Guide covers the embedded vision reference …☆11Updated last year
- SDSoC™ (Software-Defined System-On-Chip) Environment Tutorials☆154Updated 5 years ago
- HLS based Deep Neural Network Accelerator Library for Xilinx Ultrascale+ MPSoCs☆325Updated 5 years ago
- ☆19Updated 7 years ago
- BISMO: A Scalable Bit-Serial Matrix Multiplication Overlay for Reconfigurable Computing☆139Updated 5 years ago
- HLS branch of Halide☆77Updated 6 years ago
- ☆143Updated 6 years ago
- Implementation of Ternary Weight Networks In Caffe☆63Updated 8 years ago
- verilog CNN generator for FPGA☆34Updated 4 years ago
- YOLO object detector for Movidius Neural Compute Stick (NCS)☆52Updated 7 years ago
- ☆53Updated 5 years ago