lankas / SqueezeNet
☆39Updated 7 years ago
Alternatives and similar repositories for SqueezeNet:
Users that are interested in SqueezeNet are comparing it to the libraries listed below
- ☆119Updated 7 years ago
- OpenCL Labs for PAPAA Summer School 2016 Edition☆46Updated 7 years ago
- ☆45Updated 5 years ago
- ☆83Updated 4 years ago
- The 1st place winner's source codes for DAC 2018 System Design Contest, FPGA Track☆89Updated 6 years ago
- CaffePresso: An Optimized Library for Deep Learning on Embedded Accelerator-based platforms☆88Updated 6 months ago
- Caffe to VHDL☆67Updated 4 years ago
- This repo is for ECE44x (Fall2015-Spring2016)☆20Updated 7 years ago
- FireSim-NVDLA: NVIDIA Deep Learning Accelerator (NVDLA) Integrated with RISC-V Rocket Chip SoC Running on the Amazon FPGA Cloud☆160Updated 3 years ago
- Example code and instructions on getting Tensorflow Lite running on a Xilinx Zynq☆49Updated 7 years ago
- Formerly known as the 'reVISION Getting Started Guide', the Embedded Reference Platforms User Guide covers the embedded vision reference …☆11Updated last year
- HLS branch of Halide☆76Updated 6 years ago
- ☆53Updated 5 years ago
- Light-weighted neural network inference for object detection on small-scale FPGA board☆91Updated 5 years ago
- XNOR-Net inference on low-power IGLOO FPGA using Chisel☆9Updated 7 years ago
- Xilinx Deep Learning IP☆91Updated 3 years ago
- Design contest for DAC 2018☆17Updated 7 years ago
- BISMO: A Scalable Bit-Serial Matrix Multiplication Overlay for Reconfigurable Computing☆137Updated 5 years ago
- ☆74Updated 2 years ago
- This is a collection of works on neural networks and neural accelerators.☆40Updated 6 years ago
- Caffe implementation of accurate low-precision neural networks☆117Updated 6 years ago
- ☆14Updated 5 years ago
- A discussion group on Open Source Deep Learning Accelerator, with technical reports and potential hardware/software issues.☆142Updated 7 years ago
- ☆19Updated 7 years ago
- HLS based Deep Neural Network Accelerator Library for Xilinx Ultrascale+ MPSoCs☆324Updated 5 years ago
- SDSoC™ (Software-Defined System-On-Chip) Environment Tutorials☆151Updated 5 years ago
- FPGA-based ZynqNet CNN accelerator developed by Vivado_HLS☆112Updated 7 years ago
- ☆142Updated 6 years ago
- Residual Binarized Neural Network☆43Updated 7 years ago
- verilog CNN generator for FPGA☆34Updated 4 years ago