DRAMSys a SystemC TLM-2.0 based DRAM simulator.
☆342Feb 16, 2026Updated 2 weeks ago
Alternatives and similar repositories for DRAMSys
Users that are interested in DRAMSys are comparing it to the libraries listed below
Sorting:
- A SystemC productivity library: https://minres.github.io/SystemC-Components/☆131Feb 25, 2026Updated last week
- DRAMsim3: a Cycle-accurate, Thermal-Capable DRAM Simulator☆451Aug 3, 2024Updated last year
- Fast and accurate DRAM power and energy estimation tool☆189Updated this week
- RISC-V SystemC-TLM simulator☆340Feb 20, 2026Updated 2 weeks ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆56Jun 30, 2017Updated 8 years ago
- A modeling library with virtual components for SystemC and TLM simulators☆180Feb 25, 2026Updated last week
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆63Feb 26, 2026Updated last week
- SystemC/TLM-2.0 Co-simulation framework☆270May 21, 2025Updated 9 months ago
- Network on Chip Simulator☆305Oct 26, 2025Updated 4 months ago
- A Fast and Extensible DRAM Simulator, with built-in support for modeling many different DRAM technologies including DDRx, LPDDRx, GDDRx, …☆681Aug 29, 2023Updated 2 years ago
- QEMU libsystemctlm-soc co-simulation demos.☆159May 21, 2025Updated 9 months ago
- SystemC Reference Implementation☆646Dec 2, 2025Updated 3 months ago
- ☆17Oct 7, 2025Updated 5 months ago
- This tool translates synthesizable SystemC code to synthesizable SystemVerilog.☆300Feb 17, 2026Updated 2 weeks ago
- Example code for Modern SystemC using Modern C++☆69Nov 14, 2022Updated 3 years ago
- Modeling Architectural Platform☆221Feb 26, 2026Updated last week
- Ramulator 2.0 is a modern, modular, extensible, and fast cycle-accurate DRAM simulator. It provides support for agile implementation and …☆499Feb 4, 2026Updated last month
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆293Oct 30, 2025Updated 4 months ago
- Development of a Network on Chip Simulation using SystemC.☆34Jul 14, 2017Updated 8 years ago
- BookSim 2.0☆404Jun 24, 2024Updated last year
- Backup: Library implementing a C TLM-2 style to bridge C models to SystemC TLM-2.0 (C++) from GreenSocs (https://git.greensocs.com/tlm/tl…☆19Aug 13, 2018Updated 7 years ago
- SystemC training aimed at TLM.☆35Jul 31, 2020Updated 5 years ago
- RISC-V Virtual Prototype☆187Dec 13, 2024Updated last year
- Example RISC-V Out-of-Order/Superscalar Processor Performance Core and MSS Model☆211Feb 8, 2026Updated 3 weeks ago
- A simple C++ CMake project to jump-start development of SystemC models and systems☆30Nov 24, 2024Updated last year
- An integrated power, area, and timing modeling framework for multicore and manycore architectures☆214Aug 8, 2020Updated 5 years ago
- PCI Express controller model☆73Oct 5, 2022Updated 3 years ago
- ONNXim is a fast cycle-level simulator that can model multi-core NPUs for DNN inference☆189Jan 8, 2026Updated last month
- This is the top-level repository for the Accel-Sim framework.☆566Feb 15, 2026Updated 2 weeks ago
- End-to-end SoC simulation: integrating the gem5 system simulator with the Aladdin accelerator simulator.☆257Oct 6, 2022Updated 3 years ago
- Learn systemC with examples☆131Dec 21, 2022Updated 3 years ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆32Dec 24, 2025Updated 2 months ago
- Repository to host and maintain SCALE-Sim code☆417Feb 2, 2026Updated last month
- Common SystemVerilog components☆713Feb 26, 2026Updated last week
- Accelergy is an energy estimation infrastructure for accelerator energy estimations☆156May 26, 2025Updated 9 months ago
- ☆43Mar 31, 2025Updated 11 months ago
- ☆221Jun 25, 2025Updated 8 months ago
- A simple cycle accurate template model for ASIC/FPGA hardware design. Including a cycle accurate FIFO design example. More designs are co…☆17Sep 5, 2019Updated 6 years ago
- Circuit-level model for the Capacity-Latency Reconfigurable DRAM (CLR-DRAM) architecture. This repository contains the SPICE models of th…☆14Sep 24, 2020Updated 5 years ago