tukl-msd / DRAMSysLinks
DRAMSys a SystemC TLM-2.0 based DRAM simulator.
☆306Updated last week
Alternatives and similar repositories for DRAMSys
Users that are interested in DRAMSys are comparing it to the libraries listed below
Sorting:
- Network on Chip Simulator☆287Updated 2 months ago
- A Chisel RTL generator for network-on-chip interconnects☆211Updated last month
- DRAMsim3: a Cycle-accurate, Thermal-Capable DRAM Simulator☆411Updated last year
- An integrated power, area, and timing modeling framework for multicore and manycore architectures☆197Updated 5 years ago
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆282Updated 2 weeks ago
- Modeling Architectural Platform☆206Updated this week
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆462Updated 2 months ago
- Example RISC-V Out-of-Order/Superscalar Processor Performance Core and MSS Model☆189Updated 2 weeks ago
- SystemC/TLM-2.0 Co-simulation framework☆256Updated 4 months ago
- ☆195Updated 3 months ago
- BookSim 2.0☆368Updated last year
- End-to-end SoC simulation: integrating the gem5 system simulator with the Aladdin accelerator simulator.☆248Updated 2 years ago
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆160Updated 2 years ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆138Updated 3 months ago
- RISC-V SystemC-TLM simulator☆324Updated 9 months ago
- Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy☆384Updated 2 months ago
- A Fast, Low-Overhead On-chip Network☆228Updated this week
- An AXI4 crossbar implementation in SystemVerilog☆175Updated last month
- Ramulator 2.0 is a modern, modular, extensible, and fast cycle-accurate DRAM simulator. It provides support for agile implementation and …☆400Updated 2 months ago
- TAPA compiles task-parallel HLS program into high-performance FPGA accelerators.☆174Updated last month
- AutoSA: Polyhedral-Based Systolic Array Compiler☆225Updated 2 years ago
- Vector processor for RISC-V vector ISA☆128Updated 4 years ago
- Lab exercises for Chisel in the digital electronics 2 course at DTU☆210Updated 4 months ago
- Top project for RISC-V Matrix extension proposal and related opensource implementations.☆34Updated last year
- RiVEC Bencmark Suite☆123Updated 10 months ago
- A matrix extension proposal for AI applications under RISC-V architecture☆152Updated 7 months ago
- Comment on the rocket-chip source code☆180Updated 6 years ago
- PandA-bambu public repository☆282Updated last week
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- GPGPU supporting RISCV-V, developed with verilog HDL☆113Updated 7 months ago