tukl-msd / DRAMSysLinks
DRAMSys a SystemC TLM-2.0 based DRAM simulator.
☆309Updated last month
Alternatives and similar repositories for DRAMSys
Users that are interested in DRAMSys are comparing it to the libraries listed below
Sorting:
- Network on Chip Simulator☆289Updated this week
- DRAMsim3: a Cycle-accurate, Thermal-Capable DRAM Simulator☆415Updated last year
- A Chisel RTL generator for network-on-chip interconnects☆212Updated 2 months ago
- Modeling Architectural Platform☆211Updated this week
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆284Updated 2 weeks ago
- SystemC/TLM-2.0 Co-simulation framework☆256Updated 5 months ago
- An integrated power, area, and timing modeling framework for multicore and manycore architectures☆201Updated 5 years ago
- A matrix extension proposal for AI applications under RISC-V architecture☆153Updated 8 months ago
- ☆198Updated 4 months ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆466Updated 2 months ago
- End-to-end SoC simulation: integrating the gem5 system simulator with the Aladdin accelerator simulator.☆250Updated 3 years ago
- BookSim 2.0☆372Updated last year
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆160Updated 2 years ago
- RISC-V SystemC-TLM simulator☆327Updated 10 months ago
- A Fast, Low-Overhead On-chip Network☆231Updated last week
- Example RISC-V Out-of-Order/Superscalar Processor Performance Core and MSS Model☆189Updated this week
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆138Updated 4 months ago
- An AXI4 crossbar implementation in SystemVerilog☆176Updated last month
- RiVEC Bencmark Suite☆123Updated 10 months ago
- Learn systemC with examples☆123Updated 2 years ago
- Comment on the rocket-chip source code☆179Updated 7 years ago
- Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy☆385Updated last week
- A SystemC productivity library: https://minres.github.io/SystemC-Components/☆121Updated this week
- ☆104Updated last week
- Vector processor for RISC-V vector ISA☆129Updated 5 years ago
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- Ramulator 2.0 is a modern, modular, extensible, and fast cycle-accurate DRAM simulator. It provides support for agile implementation and …☆411Updated this week
- Top project for RISC-V Matrix extension proposal and related opensource implementations.☆35Updated last year
- A modeling library with virtual components for SystemC and TLM simulators☆169Updated last week
- A Style Guide for the Chisel Hardware Construction Language☆108Updated 4 years ago