tukl-msd / DRAMSysLinks
DRAMSys a SystemC TLM-2.0 based DRAM simulator.
☆273Updated 3 weeks ago
Alternatives and similar repositories for DRAMSys
Users that are interested in DRAMSys are comparing it to the libraries listed below
Sorting:
- DRAMsim3: a Cycle-accurate, Thermal-Capable DRAM Simulator☆376Updated 10 months ago
- SystemC/TLM-2.0 Co-simulation framework☆247Updated 2 weeks ago
- ☆158Updated last month
- An integrated power, area, and timing modeling framework for multicore and manycore architectures☆186Updated 4 years ago
- Network on Chip Simulator☆271Updated last year
- A Chisel RTL generator for network-on-chip interconnects☆198Updated 3 weeks ago
- Modeling Architectural Platform☆190Updated this week
- End-to-end SoC simulation: integrating the gem5 system simulator with the Aladdin accelerator simulator.☆237Updated 2 years ago
- RISC-V SystemC-TLM simulator☆309Updated 5 months ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆429Updated last week
- A Fast, Low-Overhead On-chip Network☆207Updated this week
- An AXI4 crossbar implementation in SystemVerilog☆154Updated 3 weeks ago
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆152Updated 2 years ago
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆269Updated last month
- Instruction Set Generator initially contributed by Futurewei☆284Updated last year
- Example RISC-V Out-of-Order/Superscalar Processor Performance Core and MSS Model☆176Updated this week
- RapidStream TAPA compiles task-parallel HLS program into high-frequency FPGA accelerators.☆170Updated this week
- Wrapper for Rocket-Chip on FPGAs☆134Updated 2 years ago
- Comment on the rocket-chip source code☆179Updated 6 years ago
- A modeling library with virtual components for SystemC and TLM simulators☆155Updated last week
- BookSim 2.0☆333Updated 11 months ago
- RiVEC Bencmark Suite☆115Updated 6 months ago
- Network on Chip Implementation written in SytemVerilog☆175Updated 2 years ago
- A SystemC productivity library: https://minres.github.io/SystemC-Components/☆104Updated last week
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆129Updated last week
- Fast and accurate DRAM power and energy estimation tool☆162Updated last week
- Lab exercises for Chisel in the digital electronics 2 course at DTU☆198Updated 2 months ago
- CVA6 SDK containing RISC-V tools and Buildroot☆66Updated 11 months ago
- An integrated CGRA design framework☆88Updated 2 months ago
- A matrix extension proposal for AI applications under RISC-V architecture☆148Updated 3 months ago