Liu-Cheng / cycle-accurate-SystemC-simulator-over-ramulatorLinks
An example of using Ramulator as memory model in a cycle-accurate SystemC Design
☆53Updated 8 years ago
Alternatives and similar repositories for cycle-accurate-SystemC-simulator-over-ramulator
Users that are interested in cycle-accurate-SystemC-simulator-over-ramulator are comparing it to the libraries listed below
Sorting:
- A SystemC + DRAMSim2 simulator for exploring the SpMV hardware accelerator design space.☆14Updated 10 years ago
- HLS for Networks-on-Chip☆36Updated 4 years ago
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- cycle accurate Network-on-Chip Simulator☆31Updated 2 years ago
- Public release☆57Updated 6 years ago
- Project repo for the POSH on-chip network generator☆51Updated 7 months ago
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆126Updated 2 years ago
- CGRA Compilation Framework☆88Updated 2 years ago
- Ratatoskr NoC Simulator☆28Updated 4 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆66Updated 4 years ago
- ☆87Updated last year
- DASS HLS Compiler☆29Updated 2 years ago
- A Scalable BFS Accelerator on FPGA-HBM Platform☆15Updated last year
- gem5 repository to study chiplet-based systems☆82Updated 6 years ago
- Development of a Network on Chip Simulation using SystemC.☆34Updated 8 years ago
- PARADE: A Cycle-Accurate Full-System Simulation Platform for Accelerator-Rich Architectural Design and Exploration☆48Updated 3 years ago
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆39Updated 6 years ago
- ☆101Updated last year
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 4 years ago
- ☆12Updated 3 weeks ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆67Updated 5 years ago
- An integrated CGRA design framework☆91Updated 7 months ago
- ☆27Updated 6 years ago
- High Bandwidth Memory (HBM) timing model based on DRAMSim2☆43Updated 8 years ago
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆30Updated 2 years ago
- ☆32Updated 11 months ago
- Example code for Modern SystemC using Modern C++☆67Updated 2 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆95Updated last year
- ☆27Updated last year
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆63Updated last week