Liu-Cheng / cycle-accurate-SystemC-simulator-over-ramulator
An example of using Ramulator as memory model in a cycle-accurate SystemC Design
☆46Updated 7 years ago
Related projects ⓘ
Alternatives and complementary repositories for cycle-accurate-SystemC-simulator-over-ramulator
- HLS for Networks-on-Chip☆31Updated 3 years ago
- cycle accurate Network-on-Chip Simulator☆25Updated last year
- A High-Level DRAM Timing, Power and Area Exploration Tool☆23Updated 4 years ago
- A SystemC + DRAMSim2 simulator for exploring the SpMV hardware accelerator design space.☆14Updated 10 years ago
- Development of a Network on Chip Simulation using SystemC.☆31Updated 7 years ago
- Tests for example Rocket Custom Coprocessors☆69Updated 4 years ago
- Prototype-network-on-chip (ProNoC) is an EDA tool that facilitates prototyping of custom heterogeneous NoC-based many-core-SoC (MCSoC).☆48Updated 5 months ago
- Project repo for the POSH on-chip network generator☆43Updated last year
- Public release☆46Updated 5 years ago
- An Open-Source Tool for CGRA Accelerators☆57Updated 3 months ago
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆37Updated 5 years ago
- Ratatoskr NoC Simulator☆21Updated 3 years ago
- ☆22Updated 5 years ago
- ☆24Updated 9 months ago
- ☆37Updated 5 years ago
- SystemC training aimed at TLM.☆26Updated 4 years ago
- A Scalable BFS Accelerator on FPGA-HBM Platform☆13Updated 9 months ago
- A repository for SystemC Learning examples☆63Updated 2 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆47Updated 4 years ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆47Updated 2 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆39Updated 4 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- The gem5-X open source framework (based on the gem5 simulator)☆38Updated last year
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆49Updated last month
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆28Updated last year
- ☆21Updated last month
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆59Updated 11 months ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆44Updated 2 years ago
- Archives of SystemC from The Ground Up Book Exercises☆28Updated 2 years ago
- ☆47Updated 3 years ago