Liu-Cheng / cycle-accurate-SystemC-simulator-over-ramulatorLinks
An example of using Ramulator as memory model in a cycle-accurate SystemC Design
☆50Updated 8 years ago
Alternatives and similar repositories for cycle-accurate-SystemC-simulator-over-ramulator
Users that are interested in cycle-accurate-SystemC-simulator-over-ramulator are comparing it to the libraries listed below
Sorting:
- A SystemC + DRAMSim2 simulator for exploring the SpMV hardware accelerator design space.☆14Updated 10 years ago
- HLS for Networks-on-Chip☆35Updated 4 years ago
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆39Updated 6 years ago
- ☆92Updated last year
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆69Updated last year
- cycle accurate Network-on-Chip Simulator☆28Updated 2 years ago
- Project repo for the POSH on-chip network generator☆48Updated 3 months ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 3 years ago
- gem5 repository to study chiplet-based systems☆76Updated 6 years ago
- Public release☆53Updated 5 years ago
- A High-Level DRAM Timing, Power and Area Exploration Tool☆28Updated 4 years ago
- Ratatoskr NoC Simulator☆27Updated 4 years ago
- Development of a Network on Chip Simulation using SystemC.☆34Updated 8 years ago
- High Bandwidth Memory (HBM) timing model based on DRAMSim2☆42Updated 7 years ago
- ☆27Updated 5 years ago
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆57Updated 2 weeks ago
- ☆36Updated 4 years ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆65Updated 5 years ago
- An integrated CGRA design framework☆90Updated 3 months ago
- A Scalable BFS Accelerator on FPGA-HBM Platform☆14Updated last year
- A toolchain for rapid design space exploration of chiplet architectures☆53Updated 2 months ago
- Tests for example Rocket Custom Coprocessors☆74Updated 5 years ago
- ☆26Updated last year
- Dynamically Reconfigurable Architecture Template and Cycle-level Microarchitecture Simulator for Dataflow AcCelerators☆28Updated last year
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 5 years ago
- PARADE: A Cycle-Accurate Full-System Simulation Platform for Accelerator-Rich Architectural Design and Exploration☆48Updated 3 years ago
- ☆51Updated 6 years ago
- CGRA Compilation Framework☆85Updated 2 years ago
- The gem5-X open source framework (based on the gem5 simulator)☆41Updated 2 years ago