Liu-Cheng / cycle-accurate-SystemC-simulator-over-ramulatorLinks
An example of using Ramulator as memory model in a cycle-accurate SystemC Design
☆55Updated 8 years ago
Alternatives and similar repositories for cycle-accurate-SystemC-simulator-over-ramulator
Users that are interested in cycle-accurate-SystemC-simulator-over-ramulator are comparing it to the libraries listed below
Sorting:
- A SystemC + DRAMSim2 simulator for exploring the SpMV hardware accelerator design space.☆15Updated 11 years ago
- HLS for Networks-on-Chip☆38Updated 4 years ago
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- gem5 repository to study chiplet-based systems☆85Updated 6 years ago
- Project repo for the POSH on-chip network generator☆52Updated 9 months ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆65Updated 4 years ago
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆40Updated 6 years ago
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆70Updated 2 years ago
- cycle accurate Network-on-Chip Simulator☆31Updated 2 years ago
- Public release☆58Updated 6 years ago
- ☆28Updated 6 years ago
- ☆108Updated last year
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆62Updated 4 years ago
- Ratatoskr NoC Simulator☆29Updated 4 years ago
- An integrated CGRA design framework☆91Updated 9 months ago
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆127Updated 2 years ago
- The RAD flow is an open-source academic architecture exploration and evaluation flow for novel beyond-FPGA reconfigurable acceleration de…☆38Updated 5 months ago
- DASS HLS Compiler☆29Updated 2 years ago
- Development of a Network on Chip Simulation using SystemC.☆33Updated 8 years ago
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆63Updated 3 weeks ago
- A Scalable BFS Accelerator on FPGA-HBM Platform☆15Updated last year
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- PAAS: A System Level Simulator for Heterogeneous (CPU-FPGA) Computing Systems☆43Updated 4 years ago
- High Bandwidth Memory (HBM) timing model based on DRAMSim2☆45Updated 8 years ago
- Benchmarks for Accelerator Design and Customized Architectures☆135Updated 5 years ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆74Updated 6 years ago
- Network-on-Chip simulator (Booksim) with hooks for co-simulating RTL designs in Verilog.☆25Updated 10 years ago
- PARADE: A Cycle-Accurate Full-System Simulation Platform for Accelerator-Rich Architectural Design and Exploration☆48Updated 3 years ago
- This tools offer many simulation of memory design detail parameter. Then you can setting these parameter to running result in your condit…☆17Updated 9 years ago
- ☆36Updated 4 years ago