Liu-Cheng / cycle-accurate-SystemC-simulator-over-ramulatorLinks
An example of using Ramulator as memory model in a cycle-accurate SystemC Design
☆52Updated 8 years ago
Alternatives and similar repositories for cycle-accurate-SystemC-simulator-over-ramulator
Users that are interested in cycle-accurate-SystemC-simulator-over-ramulator are comparing it to the libraries listed below
Sorting:
- HLS for Networks-on-Chip☆36Updated 4 years ago
- A SystemC + DRAMSim2 simulator for exploring the SpMV hardware accelerator design space.☆14Updated 10 years ago
- Development of a Network on Chip Simulation using SystemC.☆34Updated 8 years ago
- ☆27Updated 5 years ago
- Project repo for the POSH on-chip network generator☆50Updated 6 months ago
- Public release☆56Updated 6 years ago
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- NoC (Network-on-Chip) generator that generates Verilog HDL model of NoC consisting of on-chip routers☆67Updated 5 years ago
- A Scalable BFS Accelerator on FPGA-HBM Platform☆15Updated last year
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆124Updated 2 years ago
- An integrated CGRA design framework☆90Updated 6 months ago
- Ratatoskr NoC Simulator☆27Updated 4 years ago
- ☆12Updated 3 weeks ago
- SAURIA (Systolic-Array tensor Unit for aRtificial Intelligence Acceleration) is an open-source Convolutional Neural Network accelerator b…☆58Updated 11 months ago
- contains TLM2 based interfaces for AXI, ACE, CHI and other standard protocols☆62Updated 2 weeks ago
- DASS HLS Compiler☆29Updated last year
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆54Updated 5 years ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆57Updated 3 years ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆66Updated 3 years ago
- Fork of the gem5 simulator with Garnet2.0 and DSENT extensions☆11Updated 6 years ago
- cycle accurate Network-on-Chip Simulator☆30Updated 2 years ago
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆69Updated last year
- ☆13Updated 2 years ago
- ☆87Updated last year
- Example code for Modern SystemC using Modern C++☆64Updated 2 years ago
- A High-Level DRAM Timing, Power and Area Exploration Tool☆28Updated 5 years ago
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆39Updated 6 years ago
- A repository for SystemC Learning examples☆70Updated 2 years ago
- ☆78Updated 10 years ago
- SystemC training aimed at TLM.☆32Updated 5 years ago