intel / systemc-compiler
This tool translates synthesizable SystemC code to synthesizable SystemVerilog.
☆267Updated 2 weeks ago
Alternatives and similar repositories for systemc-compiler:
Users that are interested in systemc-compiler are comparing it to the libraries listed below
- Official Hoi4 Hearts of Abexilas Repository☆11Updated this week
- Test suite designed to check compliance with the SystemVerilog standard.☆309Updated last week
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆382Updated 2 weeks ago
- SystemC/TLM-2.0 Co-simulation framework☆236Updated 4 months ago
- Build Customized FPGA Implementations for Vivado☆305Updated this week
- BaseJump STL: A Standard Template Library for SystemVerilog☆559Updated last week
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆460Updated last month
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆212Updated last week
- RISC-V RV64GC emulator designed for RTL co-simulation☆222Updated 4 months ago
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆266Updated 4 months ago
- SystemRDL 2.0 language compiler front-end☆249Updated last week
- RISC-V Debug Support for our PULP RISC-V Cores☆247Updated 4 months ago
- Tool to generate register RTL, models, and docs using SystemRDL or JSpec input☆198Updated 4 months ago
- VeeR EL2 Core☆266Updated this week
- Common SystemVerilog components☆587Updated 2 weeks ago
- A Fast, Low-Overhead On-chip Network☆181Updated 2 weeks ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆409Updated last week
- Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy☆361Updated last week
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆265Updated last week
- SystemVerilog to Verilog conversion☆601Updated 3 weeks ago
- mflowgen -- A Modular ASIC/FPGA Flow Generator