intel / systemc-compiler
This tool translates synthesizable SystemC code to synthesizable SystemVerilog.
☆266Updated last week
Alternatives and similar repositories for systemc-compiler:
Users that are interested in systemc-compiler are comparing it to the libraries listed below
- Official Hoi4 Hearts of Abexilas Repository☆11Updated this week
- Test suite designed to check compliance with the SystemVerilog standard.☆308Updated this week
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆459Updated last month
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆266Updated 4 months ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆382Updated last week
- SystemRDL 2.0 language compiler front-end☆246Updated this week
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆211Updated this week
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆225Updated 4 months ago
- Fabric generator and CAD tools☆162Updated 2 weeks ago
- RISC-V RV64GC emulator designed for RTL co-simulation☆222Updated 3 months ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆558Updated this week
- VeeR EL2 Core☆266Updated this week
- SystemC/TLM-2.0 Co-simulation framework☆236Updated 4 months ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆405Updated this week
- Build Customized FPGA Implementations for Vivado☆305Updated 2 weeks ago
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆265Updated this week
- CORE-V Family of RISC-V Cores☆240Updated last month
- Instruction Set Generator initially contributed by Futurewei☆273Updated last year
- A Fast, Low-Overhead On-chip Network☆181Updated last week
- Tile based architecture designed for computing efficiency, scalability and generality☆246Updated last week
- RISC-V Debug Support for our PULP RISC-V Cores☆246Updated 4 months ago
- Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy☆360Updated this week
- ☆168Updated last year
- FuseSoC-based SoC for VeeR EH1 and EL2☆308Updated 3 months ago
- Common SystemVerilog components☆583Updated 2 weeks ago
- Kactus2 is a graphical EDA tool based on the IP-XACT standard.☆205Updated this week
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆288Updated this week
- ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!☆219Updated last year
- RISC-V Verification Interface☆85Updated 3 weeks ago
- Verilog Configurable Cache☆172Updated 3 months ago