intel / systemc-compilerLinks
This tool translates synthesizable SystemC code to synthesizable SystemVerilog.
☆275Updated last week
Alternatives and similar repositories for systemc-compiler
Users that are interested in systemc-compiler are comparing it to the libraries listed below
Sorting:
- Official Hoi4 Hearts of Abexilas Repository☆11Updated last week
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆393Updated this week
- RISC-V RV64GC emulator designed for RTL co-simulation☆229Updated 6 months ago
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆269Updated last month
- BaseJump STL: A Standard Template Library for SystemVerilog☆575Updated last week
- Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.☆497Updated 3 months ago
- Test suite designed to check compliance with the SystemVerilog standard.☆324Updated last week
- SystemC/TLM-2.0 Co-simulation framework☆247Updated 2 weeks ago
- Common SystemVerilog components☆623Updated this week
- VeeR EL2 Core☆278Updated 2 weeks ago
- Tile based architecture designed for computing efficiency, scalability and generality☆257Updated 2 weeks ago
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆281Updated 2 weeks ago
- Build Customized FPGA Implementations for Vivado☆322Updated this week
- Instruction Set Generator initially contributed by Futurewei☆284Updated last year
- Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy☆373Updated 3 weeks ago
- RISC-V CPU Core☆327Updated 11 months ago
- The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …☆429Updated 2 weeks ago
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆238Updated 6 months ago
- A Fast, Low-Overhead On-chip Network☆207Updated this week
- Vitis HLS LLVM source code and examples☆388Updated 7 months ago
- RISC-V Debug Support for our PULP RISC-V Cores☆257Updated last month
- Verilog Configurable Cache☆178Updated 6 months ago
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆219Updated 3 weeks ago
- SystemRDL 2.0 language compiler front-end☆250Updated 2 months ago
- SystemVerilog to Verilog conversion☆631Updated 2 weeks ago
- Modeling Architectural Platform☆190Updated this week
- ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!☆224Updated last year
- A minimal Linux-capable 64-bit RISC-V SoC built around CVA6☆263Updated this week
- ☆238Updated 2 years ago
- ☆175Updated last year