intel / systemc-compilerLinks
This tool translates synthesizable SystemC code to synthesizable SystemVerilog.
☆288Updated 2 weeks ago
Alternatives and similar repositories for systemc-compiler
Users that are interested in systemc-compiler are comparing it to the libraries listed below
Sorting:
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆422Updated last month
- Code used in☆197Updated 8 years ago
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆284Updated 2 weeks ago
- SystemC/TLM-2.0 Co-simulation framework☆256Updated 5 months ago
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆235Updated last month
- SystemRDL 2.0 language compiler front-end☆261Updated last month
- A modeling library with virtual components for SystemC and TLM simulators☆169Updated this week
- RISC-V Verification Interface☆108Updated this week
- eXtendable Heterogeneous Energy-Efficient Platform based on RISC-V☆217Updated this week
- Tool to generate register RTL, models, and docs using SystemRDL or JSpec input☆201Updated last year
- Hammer: Highly Agile Masks Made Effortlessly from RTL☆299Updated 2 weeks ago
- RISC-V RV64GC emulator designed for RTL co-simulation☆233Updated 11 months ago
- A SystemC productivity library: https://minres.github.io/SystemC-Components/☆121Updated last week
- RISC-V Virtual Prototype☆179Updated 10 months ago
- ☆190Updated last year
- Build Customized FPGA Implementations for Vivado☆341Updated this week
- Test suite designed to check compliance with the SystemVerilog standard.☆345Updated this week
- Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy☆385Updated last week
- Official Hoi4 Hearts of Abexilas Repository☆11Updated 2 weeks ago
- PandA-bambu public repository☆290Updated 3 weeks ago
- SystemVerilog synthesis tool☆215Updated 7 months ago
- ☆148Updated 2 years ago
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆88Updated last year
- Kactus2 is a graphical EDA tool based on the IP-XACT standard.☆235Updated this week
- VeeR EL2 Core☆299Updated 2 weeks ago
- Verilog Configurable Cache☆184Updated 2 weeks ago
- Advanced Interface Bus (AIB) die-to-die hardware open source☆140Updated last year
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆244Updated 11 months ago
- Network on Chip Implementation written in SytemVerilog☆192Updated 3 years ago
- A Fast, Low-Overhead On-chip Network☆231Updated last week