Alternatives and similar repositories for systemc:

Users that are interested in systemc are comparing it to the libraries listed below

• bespoke-silicon-group / basejump_stl
  BaseJump STL: A Standard Template Library for SystemVerilog
  ☆558Updated this week
• intel / systemc-compiler
  This tool translates synthesizable SystemC code to synthesizable SystemVerilog.
  ☆266Updated last week
• pulp-platform / common_cells
  Common SystemVerilog components
  ☆583Updated 2 weeks ago
• MikePopoloski / slang
  SystemVerilog compiler and language services
  ☆695Updated this week
• pulp-platform / axi
  AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
  ☆1,234Updated 2 weeks ago
• openhwgroup / cvfpu
  Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.
  ☆459Updated last month
• chipsalliance / sv-tests
  Test suite designed to check compliance with the SystemVerilog standard.
  ☆308Updated this week
• openhwgroup / cv32e40p
  CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform
  ☆1,023Updated last month
• mariusmm / RISC-V-TLM
  RISC-V SystemC-TLM simulator
  ☆297Updated 2 months ago
• lowRISC / style-guides
  lowRISC Style Guides
  ☆397Updated 6 months ago
• pulp-platform / pulp
  This is the top-level project for the PULP Platform. It instantiates a PULP open-source system with a PULP SoC (microcontroller) domain a…
  ☆479Updated 3 months ago
• pulp-platform / pulpissimo
  This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no…
  ☆403Updated last month
• pulp-platform / ara
  The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 …
  ☆405Updated this week
• chipsalliance / riscv-dv
  Random instruction generator for RISC-V processor verification
  ☆1,074Updated last month
• chipsalliance / Surelog
  SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…
  ☆382Updated last week
• olofk / edalize
  An abstraction library for interfacing EDA tools
  ☆668Updated this week
• Xilinx / HLS
  Vitis HLS LLVM source code and examples
  ☆383Updated 5 months ago
• ZipCPU / wb2axip
  Bus bridges and other odds and ends
  ☆523Updated last month
• TerosTechnology / vscode-terosHDL
  VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!
  ☆600Updated last month
• openhwgroup / core-v-verif
  Functional verification project for the CORE-V family of RISC-V cores.
  ☆503Updated this week
• pyuvm / pyuvm
  The UVM written in Python
  ☆410Updated 2 months ago
• sld-columbia / esp
  Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy
  ☆360Updated this week
• chipsalliance / firrtl
  Flexible Intermediate Representation for RTL
  ☆738Updated 6 months ago
• Xilinx / RapidWright
  Build Customized FPGA Implementations for Vivado
  ☆305Updated 2 weeks ago
• zachjs / sv2v
  SystemVerilog to Verilog conversion
  ☆600Updated 2 weeks ago
• Xilinx / libsystemctlm-soc
  SystemC/TLM-2.0 Co-simulation framework
  ☆236Updated 4 months ago
• tukl-msd / DRAMSys
  DRAMSys a SystemC TLM-2.0 based DRAM simulator.
  ☆244Updated 4 months ago
• riscv-non-isa / riscv-arch-test
  ☆544Updated last week
• NVlabs / matchlib
  SystemC/C++ library of commonly-used hardware functions and components for HLS.
  ☆266Updated 4 months ago
• PrincetonUniversity / openpiton
  The OpenPiton Platform
  ☆670Updated this week