PrincetonUniversity / muchiSim
Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore designs
☆63Updated 9 months ago
Alternatives and similar repositories for muchiSim:
Users that are interested in muchiSim are comparing it to the libraries listed below
- gem5 repository to study chiplet-based systems☆72Updated 5 years ago
- ☆28Updated 4 months ago
- Heterogeneous simulator for DECADES Project☆32Updated 10 months ago
- A list of our chiplet simulaters☆32Updated 2 weeks ago
- mNPUsim: A Cycle-accurate Multi-core NPU Simulator (IISWC 2023)☆51Updated 4 months ago
- An Open-Source Tool for CGRA Accelerators☆63Updated 3 months ago
- A toolchain for rapid design space exploration of chiplet architectures☆45Updated 3 weeks ago
- ☆26Updated 5 months ago
- ☆29Updated 10 months ago
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆65Updated last year
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆70Updated 5 years ago
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆31Updated last year
- ☆48Updated 3 weeks ago
- Release of stream-specialization software/hardware stack.☆120Updated last year
- The simulator for SPADA, an SpGEMM accelerator with adaptive dataflow☆36Updated 2 years ago
- MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator☆53Updated 3 years ago
- ☆25Updated last year
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆73Updated 3 years ago
- ☆29Updated 2 weeks ago
- ☆91Updated last year
- Open-source Framework for HPCA2024 paper: Gemini: Mapping and Architecture Co-exploration for Large-scale DNN Chiplet Accelerators☆78Updated 2 weeks ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆58Updated 6 months ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆79Updated last year
- This is a general-purpose simulator for unary computing based on PyTorch, with the paper accepted to ISCA 2020 and awarded IEEE Micro Top…☆42Updated last year
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆90Updated 6 months ago
- ☆10Updated this week
- Template-based Reconfigurable Architecture Modeling Framework☆14Updated 2 years ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆122Updated this week
- An open-source DRAM power model based on extensive experimental characterization of real DRAM modules. Described in the SIGMETRICS 2018 …☆38Updated 6 years ago
- Benchmarks for Accelerator Design and Customized Architectures☆121Updated 5 years ago