PrincetonUniversity / muchiSim
Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore designs
☆44Updated 4 months ago
Related projects ⓘ
Alternatives and complementary repositories for muchiSim
- gem5 repository to study chiplet-based systems☆64Updated 5 years ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆63Updated 5 years ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆113Updated this week
- An Open-Source Tool for CGRA Accelerators☆56Updated 2 months ago
- A toolchain for rapid design space exploration of chiplet architectures☆33Updated 6 months ago
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆55Updated last month
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆30Updated 8 months ago
- Benchmarks for Accelerator Design and Customized Architectures☆115Updated 4 years ago
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆66Updated 3 months ago
- agile hardware-software co-design☆44Updated 2 years ago
- The gem5-X open source framework (based on the gem5 simulator)☆38Updated last year
- ☆84Updated 8 months ago
- ☆37Updated 4 months ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆53Updated last month
- ☆14Updated last year
- Heterogeneous simulator for DECADES Project☆28Updated 5 months ago
- ☆35Updated 7 months ago
- mNPUsim: A Cycle-accurate Multi-core NPU Simulator (IISWC 2023)☆38Updated 6 months ago
- ☆57Updated last year
- A list of our chiplet simulaters☆20Updated 3 years ago
- SMAUG: Simulating Machine Learning Applications Using Gem5-Aladdin☆98Updated last year
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆65Updated 3 years ago
- MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator☆51Updated 3 years ago
- ☆21Updated last month
- Open-source Framework for HPCA2024 paper: Gemini: Mapping and Architecture Co-exploration for Large-scale DNN Chiplet Accelerators☆52Updated 2 months ago
- ☆25Updated 3 years ago
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆59Updated 10 months ago
- Release of stream-specialization software/hardware stack.☆116Updated last year
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆74Updated last year
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆59Updated 3 years ago