PrincetonUniversity / muchiSimLinks
Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore designs
☆68Updated 11 months ago
Alternatives and similar repositories for muchiSim
Users that are interested in muchiSim are comparing it to the libraries listed below
Sorting:
- ☆33Updated 3 weeks ago
- gem5 repository to study chiplet-based systems☆75Updated 6 years ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆72Updated 6 years ago
- An Open-Source Tool for CGRA Accelerators☆67Updated 2 months ago
- A list of our chiplet simulaters☆33Updated 2 months ago
- ☆91Updated last year
- ☆16Updated last year
- Release of stream-specialization software/hardware stack.☆122Updated 2 years ago
- The simulator for SPADA, an SpGEMM accelerator with adaptive dataflow☆37Updated 2 years ago
- Open-source Framework for HPCA2024 paper: Gemini: Mapping and Architecture Co-exploration for Large-scale DNN Chiplet Accelerators☆81Updated last month
- ☆31Updated last year
- ☆55Updated 3 months ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆59Updated 8 months ago
- A simulator for SK hynix AiM PIM architecture based on Ramulator 2.0☆22Updated 4 months ago
- ArchExplorer: Microarchitecture Exploration Via Bottleneck Analysis☆31Updated last year
- MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator☆55Updated 4 years ago
- A scheduler for spatial DNN accelerators that generate high-performance schedules in one shot using mixed integer programming (MIP)☆81Updated last year
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆92Updated 8 months ago
- A toolchain for rapid design space exploration of chiplet architectures☆52Updated last month
- [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers☆31Updated 3 years ago
- mNPUsim: A Cycle-accurate Multi-core NPU Simulator (IISWC 2023)☆56Updated 6 months ago
- ☆30Updated 7 months ago
- A RISC-V BOOM Microarchitecture Power Modeling Framework☆24Updated 2 years ago
- Artifact material for [HPCA 2025] #2108 "UniNDP: A Unified Compilation and Simulation Tool for Near DRAM Processing Architectures"☆28Updated 6 months ago
- ☆25Updated last year
- CGRA framework with vectorization support.☆32Updated this week
- ☆13Updated 2 months ago
- The framework for the paper "Inter-layer Scheduling Space Definition and Exploration for Tiled Accelerators" in ISCA 2023.☆68Updated 3 months ago
- A Reconfigurable Accelerator with Data Reordering Support for Low-Cost On-Chip Dataflow Switching☆54Updated 3 months ago
- An open-source parameterizable NPU generator with full-stack multi-target compilation stack for intelligent workloads.☆57Updated 3 months ago