Alternatives and similar repositories for fst-reader:

Users that are interested in fst-reader are comparing it to the libraries listed below

• djg / verilated-rs
  Verilator Porcelain
  ☆49Updated last year
• ekiwi / wellen
  wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.
  ☆52Updated last week
• ucb-substrate / substrate2
  21st century electronic design automation tools, written in Rust.
  ☆28Updated this week
• Coloquinte / quaigh
  Logic circuit analysis and optimization
  ☆35Updated 5 months ago
• kevinmehall / rust-vcd
  Read and write VCD (Value Change Dump) files in Rust
  ☆43Updated last year
• mikeurbach / egg-netlist-synthesizer
  Using e-graphs to synthesize netlists from boolean logic.
  ☆14Updated last year
• ThePerfectComputer / FastWaveBackend
  A Rust VCD parser intended to be the backend of a Waveform Viewer(built using egui) that supports dynamically loaded rust plugins.
  ☆43Updated 3 months ago
• Kuree / fsim
  Fiber-based SystemVerilog Simulator.
  ☆25Updated 2 years ago
• Kuree / hgdb
  Hardware generator debugger
  ☆73Updated last year
• circt / arc-tests
  A collection of tests and benchmarks for the Arc simulation backend of CIRCT
  ☆27Updated last month
• ethanuppal / marlin
  🦀 No nonsense hardware testing/simulation in Rust 🛠️ | Verilog, Spade, Veryl
  ☆35Updated this week
• VLSIDA / OpenCache
  An open-source custom cache generator.
  ☆33Updated last year
• chipsalliance / espresso
  ☆38Updated last year
• vegaluisjose / vast
  Verilog AST
  ☆20Updated last year
• AUCOHL / Lighter
  An automatic clock gating utility
  ☆45Updated 8 months ago
• chipsalliance / fpga-interchange-schema
  ☆55Updated 2 years ago
• fabianschuiki / llhd-sim
  The LLHD reference simulator.
  ☆37Updated 4 years ago
• litex-hub / pythondata-cpu-rocket
  Python module containing verilog files for rocket cpu (for use with LiteX).
  ☆13Updated 2 months ago
• uenoku / firtool-standalone-plugin
  an experiment to run plugin in firtool pipeline
  ☆9Updated last year
• stefanpie / sa-placer
  ☆14Updated last year
• amaranth-lang / rfcs
  RFCs for changes to the Amaranth language and standard components
  ☆18Updated 6 months ago
• apl-cornell / PDL
  A Hardware Pipeline Description Language
  ☆43Updated last year
• rsnikhil / RISCV_ISA_Spec_Tour
  Tutorial tour of the RISC-V ISA Spec (expressed in SAIL ISA spec language)
  ☆36Updated 4 years ago
• freechipsproject / ip-contributions
  For contributions of Chisel IP to the chisel community.
  ☆59Updated 4 months ago
• lachlansneff / ligeia
  A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.
  ☆19Updated 2 years ago
• amaranth-lang / amaranth-soc
  System on Chip toolkit for Amaranth HDL
  ☆86Updated 5 months ago
• efabless / sky130_sram_macros_old
  ☆36Updated 2 years ago
• pulp-platform / culsans
  Tightly-coupled cache coherence unit for CVA6 using the ACE protocol
  ☆30Updated 10 months ago
• microsoft / Elastic-Silicon-Interconnect
  ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…
  ☆34Updated 4 years ago
• OpenXiangShan / fudian
  Open source high performance IEEE-754 floating unit
  ☆67Updated last year