ekiwi / fst-reader
Native Rust implementation of the FST waveform format from GTKWave.
☆12Updated 3 weeks ago
Related projects ⓘ
Alternatives and complementary repositories for fst-reader
- wellen: waveform datastructures in Rust. Fast VCD, FST and GHW parsing for waveform viewers.☆41Updated last week
- 21st century electronic design automation tools, written in Rust.☆12Updated 3 months ago
- Verilator Porcelain☆37Updated last year
- Using e-graphs to synthesize netlists from boolean logic.☆14Updated last year
- Logic circuit analysis and optimization☆28Updated 3 weeks ago
- Read and write VCD (Value Change Dump) files in Rust☆41Updated 8 months ago
- Fiber-based SystemVerilog Simulator.☆25Updated 2 years ago
- Hardware generator debugger☆71Updated 9 months ago
- The LLHD reference simulator.☆36Updated 4 years ago
- ☆12Updated last month
- A Yosys pass and technology library + scripts for implementing a HDL design in discretie FETs for layout in KiCad☆11Updated 9 months ago
- Verilog AST☆19Updated 11 months ago
- A collection of tests and benchmarks for the Arc simulation backend of CIRCT☆24Updated this week
- ☆14Updated 8 months ago
- A Rust VCD parser intended to be the backend of a Waveform Viewer(built using egui) that supports dynamically loaded rust plugins.☆42Updated 7 months ago
- ☆36Updated 9 months ago
- Tutorial tour of the RISC-V ISA Spec (expressed in SAIL ISA spec language)☆35Updated 3 years ago
- ☆51Updated 2 years ago
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆33Updated 4 years ago
- System on Chip toolkit for Amaranth HDL☆84Updated last month
- Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…☆18Updated last week
- A SystemVerilog source file pickler.☆51Updated 3 weeks ago
- Python module containing verilog files for rocket cpu (for use with LiteX).☆13Updated last month
- A configurable SRAM generator☆40Updated this week
- an experiment to run plugin in firtool pipeline☆9Updated last year
- Naive Educational RISC V processor☆71Updated 3 weeks ago
- PicoRV☆43Updated 4 years ago
- Gate-level visualization generator for SKY130-based chip designs.☆20Updated 3 years ago
- BFM Tester for Chisel HDL☆14Updated 2 years ago
- For contributions of Chisel IP to the chisel community.☆55Updated this week