sgherbst / svreal

Related projects ⓘ

Alternatives and complementary repositories for svreal

• greenblat / vlsistuff
  ideas and eda software for vlsi design
  ☆47Updated last week
• sgherbst / msdsl
  Automatic generation of real number models from analog circuits
  ☆37Updated 7 months ago
• prasadp4009 / tbengy
  Python Tool for UVM Testbench Generation
  ☆49Updated 5 months ago
• SystemRDL / PeakRDL-regblock
  Generate SystemVerilog RTL that implements a register block from compiled SystemRDL input.
  ☆52Updated 3 months ago
• Kuree / pysv
  Running Python code in SystemVerilog
  ☆62Updated 3 months ago
• avidan-efody / wave_rerunner
  Code to read various RTL simulator wave formats (fsdb, shm, vcd, wlf) into python and apply it as stimuli via cocotb/plain vpi.
  ☆56Updated 3 years ago
• StanfordVLSI / dragonphy2
  Open Source PHY v2
  ☆25Updated 6 months ago
• asyncvlsi / AMC
  AMC: Asynchronous Memory Compiler
  ☆46Updated 4 years ago
• chipsalliance / aib-phy-generator
  AIB Generator: Analog hardware compiler for AIB PHY
  ☆30Updated 4 years ago
• bojackchen / digital-flow
  This is a tutorial on standard digital design flow
  ☆72Updated 3 years ago
• aolofsson / POSH
  ☆39Updated 4 years ago
• woset-workshop / woset-workshop.github.io
  Workshop on Open-Source EDA Technology (WOSET)
  ☆45Updated this week
• sgherbst / sky130-hello-world
  Minimal SKY130 example with self-checking LVS, DRC, and PEX
  ☆23Updated 3 years ago
• cocotb / cocotb-bus
  Pre-packaged testbenching tools and reusable bus interfaces for cocotb
  ☆57Updated last month
• RIOSLaboratory / OpenRPDK28
  Open source process design kit for 28nm open process
  ☆42Updated 6 months ago
• chipsalliance / uvm-verilator
  ☆73Updated last year
• brabect1 / sta_basics_course
  Introductory course into static timing analysis (STA).
  ☆63Updated last week
• YosysHQ-GmbH / SVA-AXI4-FVIP
  YosysHQ SVA AXI Properties
  ☆31Updated last year
• bensampson5 / libsv
  An open source, parameterized SystemVerilog digital hardware IP library
  ☆22Updated 5 months ago
• MikePopoloski / pyslang
  Python bindings for slang, a library for compiling SystemVerilog
  ☆45Updated this week
• vsdip / vsdStdCellCharacterizer_sky130
  ☆20Updated 2 years ago
• antmicro / cocotb-verilator-build
  ☆26Updated last year
• pulp-platform / common_verification
  SystemVerilog modules and classes commonly used for verification
  ☆44Updated 3 months ago
• bespoke-silicon-group / bsg_fakeram
  fakeram generator for use by researchers who do not have access to commercial ram generators
  ☆32Updated last year
• themperek / cocotb-vivado
  Limited python / cocotb interface to Xilinx/AMD Vivado simulator.
  ☆31Updated last month
• cclienti / svmodule
  SystemVerilog & Verilog Module I/O parser and printer
  ☆25Updated 3 years ago
• aignacio / axi_dma
  General Purpose AXI Direct Memory Access
  ☆44Updated 5 months ago
• habibagamal / SoC_Automation
  SoCGen is a tool that automates SoC design by taking in a JSON description of the system and producing the final GDS-II. SoCGen supports …
  ☆36Updated 3 years ago
• fvutils / pyhdl-if
  Python interface for cross-calling with HDL
  ☆19Updated this week
• gsmecher / pyxsi
  Python/C/RTL cosimulation with Xilinx's xsim simulator
  ☆63Updated 2 months ago