Synthesizable real number library in SystemVerilog, supporting both fixed- and floating-point formats
☆52Jan 13, 2021Updated 5 years ago
Alternatives and similar repositories for svreal
Users that are interested in svreal are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Automatic generation of real number models from analog circuits☆49Apr 2, 2024Updated 2 years ago
- A framework for FPGA emulation of mixed-signal systems☆39Jul 28, 2021Updated 4 years ago
- tools regarding on analog modeling, validation, and generation☆24Apr 11, 2023Updated 3 years ago
- Python library for parsing module definitions and instantiations from SystemVerilog files☆27Apr 29, 2021Updated 5 years ago
- Determines the modules declared and instantiated in a SystemVerilog file☆51Sep 23, 2024Updated last year
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Open Source PHY v2☆36Apr 25, 2024Updated 2 years ago
- PLL Simulator in SystemC-AMS☆11Jun 2, 2023Updated 3 years ago
- UVM components for DSP tasks (MODulation/DEModulation)☆16Mar 2, 2022Updated 4 years ago
- Generated files from ANTLR4 for Verilog parsing in Python☆12Jul 12, 2022Updated 3 years ago
- Provides automation scripts for building BFMs☆16Apr 19, 2025Updated last year
- Debuggable hardware generator☆71Feb 17, 2023Updated 3 years ago
- Sphinx domain to allow integration of Verilog / SystemVerilog documentation into Sphinx.☆27Mar 1, 2021Updated 5 years ago
- SystemVerilog RTL and UVM RAL model generators for RgGen☆17Jul 1, 2026Updated last week
- A home for Genesis2 sources.☆47Jun 15, 2026Updated 3 weeks ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- Python implementations of fixed size hardware types (Bit, BitVector, UInt, SInt, ...) based on the SMT-LIB2 semantics☆18Sep 13, 2023Updated 2 years ago
- An opinionated build environment for EDA projects☆19Jul 20, 2025Updated 11 months ago
- ☆14Apr 29, 2024Updated 2 years ago
- Running Python code in SystemVerilog☆73May 8, 2026Updated 2 months ago
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆475Jun 10, 2026Updated 3 weeks ago
- magma circuits☆263Oct 19, 2024Updated last year
- A git subcommand to apply skeleton repository continuously☆16Jul 1, 2026Updated last week
- BaseJump STL: A Standard Template Library for SystemVerilog☆673Updated this week
- A library and command-line tool for querying a Verilog netlist.☆30Jun 13, 2022Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- The UVM written in Python☆18Dec 26, 2025Updated 6 months ago
- RISCV Core written in Calyx☆17Aug 16, 2024Updated last year
- Log file scanner used with EDA tools to classify errors and warnings☆13Nov 14, 2022Updated 3 years ago
- Python bindings for coreir☆11Sep 13, 2023Updated 2 years ago
- My local copy of UVM-SystemC☆14Apr 27, 2024Updated 2 years ago
- Fork of gem5 with support for manycore architectures. Includes models and scripts to evaluate a software-defined-vector architecture.☆13Oct 14, 2021Updated 4 years ago
- Python package for IBIS-AMI model development and testing☆37Jun 23, 2026Updated 2 weeks ago
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆90Apr 13, 2026Updated 2 months ago
- ☆10Nov 2, 2023Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Toolbox for working with the Python AST☆16Sep 13, 2023Updated 2 years ago
- A simple dot file / graph generator for Verilog syntax trees.☆23Jul 16, 2016Updated 9 years ago
- pystateye - A Python Implementation of Statistical Eye Analysis and Visualization☆21May 25, 2024Updated 2 years ago
- ☆43May 26, 2018Updated 8 years ago
- Time to Digital Converter (TDC)☆37Dec 27, 2020Updated 5 years ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆464Jul 1, 2026Updated last week
- IP-core package generator for AXI4/Avalon☆22Nov 25, 2018Updated 7 years ago