sgherbst / svrealView external linksLinks
Synthesizable real number library in SystemVerilog, supporting both fixed- and floating-point formats
☆51Jan 13, 2021Updated 5 years ago
Alternatives and similar repositories for svreal
Users that are interested in svreal are comparing it to the libraries listed below
Sorting:
- Automatic generation of real number models from analog circuits☆48Apr 2, 2024Updated last year
- A framework for FPGA emulation of mixed-signal systems☆39Jul 28, 2021Updated 4 years ago
- tools regarding on analog modeling, validation, and generation☆22Apr 11, 2023Updated 2 years ago
- Python library for parsing module definitions and instantiations from SystemVerilog files☆26Apr 29, 2021Updated 4 years ago
- UVM components for DSP tasks (MODulation/DEModulation)☆14Mar 2, 2022Updated 3 years ago
- Open Source PHY v2☆33Apr 25, 2024Updated last year
- PLL Simulator in SystemC-AMS☆11Jun 2, 2023Updated 2 years ago
- Debuggable hardware generator☆71Feb 17, 2023Updated 2 years ago
- Generated files from ANTLR4 for Verilog parsing in Python☆12Jul 12, 2022Updated 3 years ago
- SystemVerilog RTL and UVM RAL model generators for RgGen☆16Jan 7, 2026Updated last month
- Determines the modules declared and instantiated in a SystemVerilog file☆51Sep 23, 2024Updated last year
- pystateye - A Python Implementation of Statistical Eye Analysis and Visualization☆15May 25, 2024Updated last year
- Provides automation scripts for building BFMs☆16Apr 19, 2025Updated 9 months ago
- Python package for IBIS-AMI model development and testing☆33Feb 6, 2026Updated last week
- A library and command-line tool for querying a Verilog netlist.☆29Jun 13, 2022Updated 3 years ago
- Sphinx domain to allow integration of Verilog / SystemVerilog documentation into Sphinx.☆26Mar 1, 2021Updated 4 years ago
- ☆14Apr 29, 2024Updated last year
- Running Python code in SystemVerilog☆72Jun 8, 2025Updated 8 months ago
- Log file scanner used with EDA tools to classify errors and warnings☆12Nov 14, 2022Updated 3 years ago
- Python implementations of fixed size hardware types (Bit, BitVector, UInt, SInt, ...) based on the SMT-LIB2 semantics☆18Sep 13, 2023Updated 2 years ago
- magma circuits☆265Oct 19, 2024Updated last year
- ☆11Apr 25, 2020Updated 5 years ago
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆90Oct 8, 2024Updated last year
- A simple dot file / graph generator for Verilog syntax trees.☆23Jul 16, 2016Updated 9 years ago
- Contains examples to start with Kactus2.☆23Aug 5, 2024Updated last year
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆463Nov 4, 2025Updated 3 months ago
- ☆20Jun 18, 2022Updated 3 years ago
- This is a SpyDrNet Plugin for a physical design related transformations☆16Jun 13, 2025Updated 8 months ago
- IP-core package generator for AXI4/Avalon☆22Nov 25, 2018Updated 7 years ago
- mflowgen -- A Modular ASIC/FPGA Flow Generator☆280Dec 8, 2025Updated 2 months ago
- BaseJump STL: A Standard Template Library for SystemVerilog☆645Jan 19, 2026Updated 3 weeks ago
- This repository contains an example of the connection between an UVM Testbench and a Python reference model.☆12Nov 6, 2019Updated 6 years ago
- APB UVC ported to Verilator☆11Nov 19, 2023Updated 2 years ago
- Calling a python function from SV, then have this python function call SV tasks. Useful for coding register sequences in python☆11Sep 23, 2022Updated 3 years ago
- RISC-V RV32I CPU written in verilog☆10Jul 11, 2020Updated 5 years ago
- Python/Simulator integration using procedure calls☆10Mar 12, 2020Updated 5 years ago
- ☆43May 26, 2018Updated 7 years ago
- A home for Genesis2 sources.☆44Jul 9, 2025Updated 7 months ago
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆249Sep 6, 2025Updated 5 months ago