Synthesizable real number library in SystemVerilog, supporting both fixed- and floating-point formats
☆54Jan 13, 2021Updated 5 years ago
Alternatives and similar repositories for svreal
Users that are interested in svreal are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Automatic generation of real number models from analog circuits☆51Apr 2, 2024Updated 2 years ago
- A framework for FPGA emulation of mixed-signal systems☆40Jul 28, 2021Updated 5 years ago
- Python library for parsing module definitions and instantiations from SystemVerilog files☆28Apr 29, 2021Updated 5 years ago
- tools regarding on analog modeling, validation, and generation☆25Apr 11, 2023Updated 3 years ago
- Determines the modules declared and instantiated in a SystemVerilog file☆51Sep 23, 2024Updated 2 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Debuggable hardware generator☆71Feb 17, 2023Updated 3 years ago
- Open Source PHY v2☆40Apr 25, 2024Updated 2 years ago
- Generated files from ANTLR4 for Verilog parsing in Python☆12Jul 12, 2022Updated 4 years ago
- Running Python code in SystemVerilog☆73May 8, 2026Updated 6 months ago
- Provides automation scripts for building BFMs☆16Apr 19, 2025Updated last year
- Generate a website from markdown with a minimum of fuss.☆13Nov 15, 2025Updated 11 months ago
- ☆10Nov 2, 2023Updated 3 years ago
- PLL Simulator in SystemC-AMS☆11Oct 25, 2026Updated 2 weeks ago
- A home for Genesis2 sources.☆47Oct 15, 2026Updated 3 weeks ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Sphinx domain to allow integration of Verilog / SystemVerilog documentation into Sphinx.☆27Mar 1, 2021Updated 5 years ago
- ☆14Apr 29, 2024Updated 2 years ago
- MathLib DAC 2023 version☆13Sep 11, 2023Updated 3 years ago
- magma circuits☆265Oct 19, 2024Updated 2 years ago
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆484Jun 10, 2026Updated 5 months ago
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆270Nov 3, 2026Updated last week
- A Python package for testing hardware (part of the magma ecosystem)☆48Mar 11, 2024Updated 2 years ago
- A Verilog implementation of Multi-bit-throughput LFSR with an detailed document about LFSRs for HW design engineers☆10Jan 2, 2026Updated 10 months ago
- Python implementations of fixed size hardware types (Bit, BitVector, UInt, SInt, ...) based on the SMT-LIB2 semantics☆19Sep 13, 2023Updated 3 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- SystemVerilog RTL and UVM RAL model generators for RgGen☆17Jul 1, 2026Updated 4 months ago
- pystateye - A Python Implementation of Statistical Eye Analysis and Visualization☆21May 25, 2024Updated 2 years ago
- Minimal SKY130 example with self-checking LVS, DRC, and PEX☆26Jan 20, 2021Updated 5 years ago
- An opinionated build environment for EDA projects☆19Jul 20, 2025Updated last year
- A git subcommand to apply skeleton repository continuously☆15Oct 30, 2026Updated last week
- BaseJump STL: A Standard Template Library for SystemVerilog☆692Oct 28, 2026Updated last week
- SystemVerilog Linter based on pyslang☆34May 5, 2025Updated last year
- UVM components for DSP tasks (MODulation/DEModulation)☆16Mar 2, 2022Updated 4 years ago
- High quality and composable RTL libraries in SystemVerilog☆60Updated this week
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆478Updated this week
- An example OMI Device FPGA with 2 DDR4 memory ports☆20Jan 5, 2023Updated 3 years ago
- SystemC/TLM-2.0 Co-simulation framework☆312Jun 26, 2026Updated 4 months ago
- ☆33Nov 25, 2022Updated 3 years ago
- UVM 1.2 port to Python☆262Feb 9, 2025Updated last year
- A plugin to allow Jenkins Steps with Cadence vManager API☆10Jan 15, 2026Updated 9 months ago
- Python bindings for coreir☆11Sep 13, 2023Updated 3 years ago
Are these results useful?