sgherbst / svrealLinks
Synthesizable real number library in SystemVerilog, supporting both fixed- and floating-point formats
☆48Updated 4 years ago
Alternatives and similar repositories for svreal
Users that are interested in svreal are comparing it to the libraries listed below
Sorting:
- ideas and eda software for vlsi design☆50Updated last week
- Running Python code in SystemVerilog☆70Updated 4 months ago
- Python Tool for UVM Testbench Generation☆54Updated last year
- Automatic generation of real number models from analog circuits☆45Updated last year
- Pre-packaged testbenching tools and reusable bus interfaces for cocotb☆68Updated this week
- Code to read various RTL simulator wave formats (fsdb, shm, vcd, wlf) into python and apply it as stimuli via cocotb/plain vpi.☆62Updated 4 years ago
- Python packages providing a library for Verification Stimulus and Coverage☆127Updated last month
- Python library for parsing module definitions and instantiations from SystemVerilog files☆23Updated 4 years ago
- Python interface for cross-calling with HDL☆39Updated 2 weeks ago
- This repo is created to include illustrative examples on object oriented design pattern in SV☆60Updated 2 years ago
- SVUT is a simple framework to create Verilog/SystemVerilog unit tests. Just focus on your tests!☆79Updated last year
- This is a tutorial on standard digital design flow☆79Updated 4 years ago
- Generate SystemVerilog RTL that implements a register block from compiled SystemRDL input.☆71Updated last week
- Python library of AST nodes for SystemVerilog/VHDL, code generator, transpiler and translator☆40Updated 4 months ago
- Python/C/RTL cosimulation with Xilinx's xsim simulator☆76Updated 3 months ago
- Python bindings for slang, a library for compiling SystemVerilog☆64Updated 9 months ago
- An open source, parameterized SystemVerilog digital hardware IP library☆29Updated last year
- Introductory course into static timing analysis (STA).☆98Updated 3 months ago
- AMC: Asynchronous Memory Compiler☆51Updated 5 years ago
- SystemVerilog Direct Programming Interface (DPI) Tutorial☆70Updated 4 years ago
- ☆99Updated 2 years ago
- Making cocotb testbenches that bit easier☆36Updated 3 weeks ago
- Code snippets from articles published on www.amiq.com/consulting/blog☆36Updated last year
- Open Source PHY v2☆31Updated last year
- Translates IPXACT XML to synthesizable VHDL or SystemVerilog☆63Updated last week
- Design of 1024x32 SRAM (32Kbits) using OpenRAM and SKY130 PDKs with operating voltage of 1.8V and access time < 2.5ns☆79Updated 4 years ago
- Functional Coverage and Constrained Randomization Extensions for Cocotb☆117Updated 3 weeks ago
- SystemVerilog modules and classes commonly used for verification☆50Updated 9 months ago
- Public repository for PySysC, (From SC Common Practices Subgroup)☆53Updated last year
- A complete open-source design-for-testing (DFT) Solution☆164Updated last month