sgherbst / svrealLinks
Synthesizable real number library in SystemVerilog, supporting both fixed- and floating-point formats
☆47Updated 4 years ago
Alternatives and similar repositories for svreal
Users that are interested in svreal are comparing it to the libraries listed below
Sorting:
- ideas and eda software for vlsi design☆50Updated last month
- Automatic generation of real number models from analog circuits☆44Updated last year
- Running Python code in SystemVerilog☆70Updated 3 months ago
- Python library for parsing module definitions and instantiations from SystemVerilog files☆23Updated 4 years ago
- Python Tool for UVM Testbench Generation☆54Updated last year
- AMC: Asynchronous Memory Compiler☆51Updated 5 years ago
- This repo is created to include illustrative examples on object oriented design pattern in SV☆60Updated 2 years ago
- Code to read various RTL simulator wave formats (fsdb, shm, vcd, wlf) into python and apply it as stimuli via cocotb/plain vpi.☆62Updated 4 years ago
- Python packages providing a library for Verification Stimulus and Coverage☆126Updated last week
- Python interface for cross-calling with HDL☆36Updated 3 weeks ago
- Introductory course into static timing analysis (STA).☆97Updated 3 months ago
- ☆44Updated 5 years ago
- Python library of AST nodes for SystemVerilog/VHDL, code generator, transpiler and translator☆39Updated 3 months ago
- fakeram generator for use by researchers who do not have access to commercial ram generators☆37Updated 2 years ago
- Python bindings for slang, a library for compiling SystemVerilog☆63Updated 8 months ago
- Pre-packaged testbenching tools and reusable bus interfaces for cocotb☆67Updated this week
- Open Source PHY v2☆31Updated last year
- Generate SystemVerilog RTL that implements a register block from compiled SystemRDL input.☆71Updated 2 weeks ago
- Functional Coverage and Constrained Randomization Extensions for Cocotb☆117Updated this week
- SystemVerilog Direct Programming Interface (DPI) Tutorial☆70Updated 4 years ago
- This is a tutorial on standard digital design flow☆79Updated 4 years ago
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆112Updated 4 years ago
- Python/C/RTL cosimulation with Xilinx's xsim simulator☆75Updated 2 months ago
- Open Source tool to build liberty files and for Characterizing Standard Cells.☆27Updated 4 years ago
- Making cocotb testbenches that bit easier☆36Updated this week
- A complete open-source design-for-testing (DFT) Solution☆164Updated last month
- ☆67Updated 2 years ago
- An open source, parameterized SystemVerilog digital hardware IP library☆29Updated last year
- Open source RTL simulation acceleration on commodity hardware☆29Updated 2 years ago
- AutoSVA is a tool to automatically generate formal testbenches for unit-level RTL verification. The goal is to, based on annotations made…☆89Updated last year