SystemVerilog grammar for tree-sitter
☆124Sep 13, 2026Updated last month
Alternatives and similar repositories for tree-sitter-verilog
Users that are interested in tree-sitter-verilog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SystemVerilog tree-sitter grammar☆60Sep 29, 2026Updated 2 weeks ago
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆482Jun 10, 2026Updated 4 months ago
- 👾 Design ∪ Hardware☆79Sep 17, 2026Updated last month
- Test suite designed to check compliance with the SystemVerilog standard.☆400Updated this week
- SystemVerilog compiler and language services☆1,166Updated this week
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- This is an OOT module for GNU Radio integrating verilog simulation feature☆38Sep 23, 2019Updated 7 years ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆476Oct 9, 2026Updated last week
- Web-based HDL diagramming tool☆87May 1, 2023Updated 3 years ago
- ☆106Jun 27, 2022Updated 4 years ago
- SystemVerilog linter☆393Nov 6, 2025Updated 11 months ago
- Reflection API for SystemVerilog☆14Mar 30, 2026Updated 6 months ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,963Sep 23, 2026Updated 3 weeks ago
- GUI for SymbiYosys☆19Aug 4, 2026Updated 2 months ago
- SystemVerilog language server☆586Sep 14, 2026Updated last month
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Python script to transform a VCD file to wavedrom format☆86Aug 18, 2022Updated 4 years ago
- An abstraction library for interfacing EDA tools☆801Sep 15, 2026Updated last month
- Python packages providing a library for Verification Stimulus and Coverage☆149Updated this week
- PCBNEW plugin that highlights pads on a PCB that meet specified criteria (part, unit, number, name, and function).☆25Sep 17, 2021Updated 5 years ago
- Next-Generation AI agent platform for autonomous software engineering with intelligent orchestration, persistent memory, Knowledge Graph,…☆18Oct 11, 2026Updated last week
- A Verilog Synthesis Regression Test☆40Jan 19, 2026Updated 8 months ago
- tree-sitter grammar/parser for INI files☆34Dec 8, 2025Updated 10 months ago
- Collection of test cases for Yosys☆18Jan 4, 2022Updated 4 years ago
- CoreIR Symbolic Analyzer☆75Oct 27, 2020Updated 5 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Python library for operations with VCD and other digital wave files☆55May 19, 2026Updated 4 months ago
- A VHDL frontend for Yosys☆105Feb 27, 2017Updated 9 years ago
- Benchmarks for Yosys development☆25Feb 17, 2020Updated 6 years ago
- ☆64Jul 21, 2020Updated 6 years ago
- mantle library☆44Dec 20, 2022Updated 3 years ago
- A VHDL parser for syntax highlighting.☆26Sep 14, 2026Updated last month
- Extended and external tests for Verilator testing☆19Oct 6, 2026Updated last week
- VHDL/Verilog/SystemC code generator, simulator API written in python/c++☆226Updated this week
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆558Updated this week
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- ☆14Jun 21, 2026Updated 3 months ago
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆334Jun 30, 2025Updated last year
- Implementation of the Advanced Encryption Standard in Chisel☆19Apr 18, 2022Updated 4 years ago
- Trying to verify Verilog/VHDL designs with formal methods and tools☆44Mar 7, 2024Updated 2 years ago
- IEEE Std 1800™-2012: IEEE Standard for SystemVerilog -- Unified Hardware Design, Specification, and Verification Language syntax definiti…☆34Nov 6, 2024Updated last year
- RISCV SoftCPU Contest 2018☆14Nov 17, 2018Updated 7 years ago
- A dynamic verification library for Chisel.☆163Nov 9, 2024Updated last year