tree-sitter / tree-sitter-verilogLinks
SystemVerilog grammar for tree-sitter
☆108Updated 9 months ago
Alternatives and similar repositories for tree-sitter-verilog
Users that are interested in tree-sitter-verilog are comparing it to the libraries listed below
Sorting:
- Python bindings for slang, a library for compiling SystemVerilog☆62Updated 7 months ago
- A command-line tool for displaying vcd waveforms.☆59Updated last year
- SystemVerilog frontend for Yosys☆153Updated last week
- Plugins for Yosys developed as part of the F4PGA project.☆83Updated last year
- ☆79Updated this week
- FPGA tool performance profiling☆102Updated last year
- Facilitates building open source tools for working with hardware description languages (HDLs)☆65Updated 5 years ago
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆229Updated this week
- A SystemVerilog source file pickler.☆59Updated 10 months ago
- Simple parser for extracting VHDL documentation☆71Updated last year
- WAL enables programmable waveform analysis.☆155Updated 2 months ago
- Hardware generator debugger☆75Updated last year
- Mutation Cover with Yosys (MCY)☆86Updated 3 weeks ago
- A complete open-source design-for-testing (DFT) Solution☆164Updated this week
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆107Updated 4 years ago
- Tools for working with circuits as graphs in python☆122Updated last year
- Determines the modules declared and instantiated in a SystemVerilog file☆47Updated 11 months ago
- Code to read various RTL simulator wave formats (fsdb, shm, vcd, wlf) into python and apply it as stimuli via cocotb/plain vpi.☆62Updated 4 years ago
- An automatic clock gating utility☆50Updated 4 months ago
- Verilog Fuzzer to test the major simulators and sythesisers by generating random, valid Verilog.☆111Updated 3 months ago
- The CORE-V CVA5 is an Application class 5-stage RISC-V CPU specifically targetting FPGA implementations.☆120Updated last month
- Python packages providing a library for Verification Stimulus and Coverage☆126Updated last month
- VHDL/Verilog/SystemC code generator, simulator API written in python/c++☆215Updated last month
- Repurposing existing HDL tools to help writing better code☆217Updated last year
- FuseSoC standard core library☆147Updated 3 months ago
- FPGA Assembly (FASM) Parser and Generator☆95Updated 3 years ago
- Create fast and efficient standard cell based adders, multipliers and multiply-adders.☆117Updated last year
- Standard Cell Library based Memory Compiler using FF/Latch cells☆155Updated last month
- SystemVerilog synthesis tool☆209Updated 5 months ago
- ☆119Updated last year