SystemVerilog grammar for tree-sitter
☆114Nov 11, 2024Updated last year
Alternatives and similar repositories for tree-sitter-verilog
Users that are interested in tree-sitter-verilog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SystemVerilog tree-sitter grammar☆51Apr 30, 2026Updated last month
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆472Mar 30, 2026Updated 2 months ago
- Test suite designed to check compliance with the SystemVerilog standard.☆376Updated this week
- Web-based HDL diagramming tool☆83May 1, 2023Updated 3 years ago
- SystemVerilog compiler and language services☆1,049Updated this week
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- ☆105Jun 27, 2022Updated 3 years ago
- This is an OOT module for GNU Radio integrating verilog simulation feature☆38Sep 23, 2019Updated 6 years ago
- Reflection API for SystemVerilog☆14Mar 30, 2026Updated 2 months ago
- SystemVerilog linter☆383Nov 6, 2025Updated 6 months ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆463Updated this week
- Python script to transform a VCD file to wavedrom format☆84Aug 18, 2022Updated 3 years ago
- tree-sitter grammar/parser for INI files☆33Dec 8, 2025Updated 5 months ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,849Mar 13, 2026Updated 2 months ago
- PCBNEW plugin that highlights pads on a PCB that meet specified criteria (part, unit, number, name, and function).☆25Sep 17, 2021Updated 4 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Collection of test cases for Yosys☆17Jan 4, 2022Updated 4 years ago
- A Verilog Synthesis Regression Test☆37Jan 19, 2026Updated 4 months ago
- A VHDL parser for syntax highlighting.☆23Updated this week
- Benchmarks for Yosys development☆24Feb 17, 2020Updated 6 years ago
- FPGA assembler! Create bare-metal FPGA designs without Verilog or VHDL (Not to self: use Lisp next time)☆54Jul 22, 2021Updated 4 years ago
- A Verilog parser for Haskell.☆37Jul 6, 2021Updated 4 years ago
- SystemVerilog language server☆572Apr 2, 2026Updated last month
- An abstraction library for interfacing EDA tools☆770Apr 24, 2026Updated last month
- Extended and external tests for Verilator testing☆18May 12, 2026Updated 2 weeks ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Python library for operations with VCD and other digital wave files☆55May 19, 2026Updated last week
- mantle library☆44Dec 20, 2022Updated 3 years ago
- A VHDL frontend for Yosys☆104Feb 27, 2017Updated 9 years ago
- Python packages providing a library for Verification Stimulus and Coverage☆145May 14, 2026Updated 2 weeks ago
- ☆13Apr 29, 2026Updated last month
- A simple function to add wavedrom diagrams into an ipython notebook.☆24Jan 14, 2022Updated 4 years ago
- Trying to verify Verilog/VHDL designs with formal methods and tools☆43Mar 7, 2024Updated 2 years ago
- 🕒 Static Timing Analysis diagram renderer☆13Dec 13, 2023Updated 2 years ago
- Implementation of the Advanced Encryption Standard in Chisel☆19Apr 18, 2022Updated 4 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- datasheet generator☆30Jul 18, 2025Updated 10 months ago
- VHDL grammar for tree-sitter☆32Dec 20, 2023Updated 2 years ago
- Code snippets from articles published on www.amiq.com/consulting/blog☆37Jun 14, 2024Updated last year
- The ZipCPU blog☆19Dec 17, 2025Updated 5 months ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆23Oct 24, 2023Updated 2 years ago
- MLIR grammar for tree-sitter☆19May 22, 2026Updated last week
- A hardware compiler based on LLHD and CIRCT☆270Jun 30, 2025Updated 11 months ago