SystemVerilog grammar for tree-sitter
☆124Sep 13, 2026Updated last month
Alternatives and similar repositories for tree-sitter-verilog
Users that are interested in tree-sitter-verilog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SystemVerilog tree-sitter grammar☆60Oct 21, 2026Updated 3 weeks ago
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆485Jun 10, 2026Updated 5 months ago
- 👾 Design ∪ Hardware☆79Sep 17, 2026Updated last month
- SystemVerilog compiler and language services☆1,179Updated this week
- Reflection API for SystemVerilog☆14Mar 30, 2026Updated 7 months ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Test suite designed to check compliance with the SystemVerilog standard.☆406Updated this week
- SystemVerilog language server☆588Nov 3, 2026Updated last week
- SystemVerilog linter☆396Nov 6, 2025Updated last year
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆479Updated this week
- A VHDL parser for syntax highlighting.☆26Oct 24, 2026Updated 2 weeks ago
- This is an OOT module for GNU Radio integrating verilog simulation feature☆38Sep 23, 2019Updated 7 years ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,975Oct 29, 2026Updated 2 weeks ago
- GUI for SymbiYosys☆19Aug 4, 2026Updated 3 months ago
- ☆106Jun 27, 2022Updated 4 years ago
- Bare Metal GPUs on DigitalOcean Gradient AI • AdPurpose-built for serious AI teams training foundational models, running large-scale inference, and pushing the boundaries of what's possible.
- Web-based HDL diagramming tool☆87May 1, 2023Updated 3 years ago
- An abstraction library for interfacing EDA tools☆807Sep 15, 2026Updated last month
- Python script to transform a VCD file to wavedrom format☆86Aug 18, 2022Updated 4 years ago
- A Verilog parser for Haskell.☆38Jul 6, 2021Updated 5 years ago
- Collection of test cases for Yosys☆18Jan 4, 2022Updated 4 years ago
- Fast Verilog/VHDL parser preprocessor and code generator for C++/Python based on ANTLR4☆335Jun 30, 2025Updated last year
- A hardware compiler based on LLHD and CIRCT☆271Jun 30, 2025Updated last year
- A Verilog Synthesis Regression Test☆40Jan 19, 2026Updated 9 months ago
- PCBNEW plugin that highlights pads on a PCB that meet specified criteria (part, unit, number, name, and function).☆26Sep 17, 2021Updated 5 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- A SystemVerilog Language Server☆212Nov 30, 2025Updated 11 months ago
- CoreIR Symbolic Analyzer☆75Oct 27, 2020Updated 6 years ago
- ☆64Jul 21, 2020Updated 6 years ago
- Benchmarks for Yosys development☆25Feb 17, 2020Updated 6 years ago
- A VHDL frontend for Yosys☆105Feb 27, 2017Updated 9 years ago
- Low Level Hardware Description — A foundation for building hardware design tools.☆436Apr 20, 2022Updated 4 years ago
- A mock framework for use with SVUnit☆19Jun 27, 2023Updated 3 years ago
- tree-sitter grammar/parser for INI files☆35Dec 8, 2025Updated 11 months ago
- Python library for operations with VCD and other digital wave files☆56May 19, 2026Updated 5 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- A Just-In-Time Compiler for Verilog from VMware Research☆446Jul 1, 2021Updated 5 years ago
- Flexible Intermediate Representation for RTL☆748Aug 20, 2024Updated 2 years ago
- SymbiYosys (sby) -- Front-end for Yosys-based formal verification flows☆566Nov 2, 2026Updated last week
- RISCV SoftCPU Contest 2018☆14Nov 17, 2018Updated 7 years ago
- A little tutorial on how to use UVVM (Universal VHDL Verification Methodology).☆12Oct 13, 2021Updated 5 years ago
- VHDL/Verilog/SystemC code generator, simulator API written in python/c++☆227Oct 16, 2026Updated 3 weeks ago
- Extended and external tests for Verilator testing☆19Updated this week
Are these results useful?