SystemVerilog grammar for tree-sitter
☆113Nov 11, 2024Updated last year
Alternatives and similar repositories for tree-sitter-verilog
Users that are interested in tree-sitter-verilog are comparing it to the libraries listed below
Sorting:
- SystemVerilog tree-sitter grammar☆45Feb 23, 2026Updated 2 weeks ago
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆464Nov 4, 2025Updated 4 months ago
- Test suite designed to check compliance with the SystemVerilog standard.☆364Updated this week
- ☆105Jun 27, 2022Updated 3 years ago
- A VHDL parser for syntax highlighting.☆21Mar 2, 2026Updated last week
- Benchmarks for Yosys development☆24Feb 17, 2020Updated 6 years ago
- Collection of test cases for Yosys☆17Jan 4, 2022Updated 4 years ago
- Web-based HDL diagramming tool☆83May 1, 2023Updated 2 years ago
- ☆13Updated this week
- This is an OOT module for GNU Radio integrating verilog simulation feature☆38Sep 23, 2019Updated 6 years ago
- Python script to transform a VCD file to wavedrom format☆84Aug 18, 2022Updated 3 years ago
- SystemVerilog linter☆378Nov 6, 2025Updated 4 months ago
- SystemVerilog compiler and language services☆968Mar 3, 2026Updated last week
- A Verilog Synthesis Regression Test☆37Jan 19, 2026Updated last month
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆450Mar 2, 2026Updated last week
- PCBNEW plugin that highlights pads on a PCB that meet specified criteria (part, unit, number, name, and function).☆25Sep 17, 2021Updated 4 years ago
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,784Dec 22, 2025Updated 2 months ago
- Extended and external tests for Verilator testing☆17Feb 26, 2026Updated last week
- A Verilog parser for Haskell.☆36Jul 6, 2021Updated 4 years ago
- mantle library☆44Dec 20, 2022Updated 3 years ago
- SystemVerilog language server☆563Feb 20, 2026Updated 2 weeks ago
- 🕒 Static Timing Analysis diagram renderer☆13Dec 13, 2023Updated 2 years ago
- Reflection API for SystemVerilog☆15Jun 5, 2025Updated 9 months ago
- A simple function to add wavedrom diagrams into an ipython notebook.☆24Jan 14, 2022Updated 4 years ago
- Xilinx Unisim Library in Verilog☆86Jul 22, 2020Updated 5 years ago
- iCE40 floorplan viewer☆24Jun 23, 2018Updated 7 years ago
- An abstraction library for interfacing EDA tools☆756Feb 18, 2026Updated 2 weeks ago
- Random ideas and interesting ideas for things we hope to eventually do.☆86Apr 4, 2022Updated 3 years ago
- Unified Verification Environment☆17Jan 17, 2017Updated 9 years ago
- VHDL grammar for tree-sitter☆32Dec 20, 2023Updated 2 years ago
- mirror of https://git.elphel.com/Elphel/vdt-plugin☆15Nov 29, 2017Updated 8 years ago
- XC2064 bitstream documentation☆18Sep 24, 2018Updated 7 years ago
- ☆17Apr 20, 2023Updated 2 years ago
- A very simple RISC-V ISA emulator.☆39Dec 12, 2020Updated 5 years ago
- A Just-In-Time Compiler for Verilog from VMware Research☆446Jul 1, 2021Updated 4 years ago
- IEEE Std 1800™-2012: IEEE Standard for SystemVerilog -- Unified Hardware Design, Specification, and Verification Language syntax definiti…☆33Nov 6, 2024Updated last year
- FPGA assembler! Create bare-metal FPGA designs without Verilog or VHDL (Not to self: use Lisp next time)☆54Jul 22, 2021Updated 4 years ago
- ☆16Feb 5, 2021Updated 5 years ago
- Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.☆22Oct 24, 2023Updated 2 years ago