SystemVerilog grammar for tree-sitter
☆123Nov 11, 2024Updated last year
Alternatives and similar repositories for tree-sitter-verilog
Users that are interested in tree-sitter-verilog are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- SystemVerilog tree-sitter grammar☆57Jul 20, 2026Updated 3 weeks ago
- SystemVerilog parser library fully compliant with IEEE 1800-2017☆481Jun 10, 2026Updated 2 months ago
- 👾 Design ∪ Hardware☆79Jul 1, 2026Updated last month
- Test suite designed to check compliance with the SystemVerilog standard.☆388Updated this week
- Web-based HDL diagramming tool☆86May 1, 2023Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆106Jun 27, 2022Updated 4 years ago
- SystemVerilog compiler and language services☆1,115Updated this week
- This is an OOT module for GNU Radio integrating verilog simulation feature☆38Sep 23, 2019Updated 6 years ago
- Reflection API for SystemVerilog☆14Mar 30, 2026Updated 4 months ago
- GUI for SymbiYosys☆18Aug 4, 2026Updated 2 weeks ago
- SystemVerilog 2017 Pre-processor, Parser, Elaborator, UHDM Compiler. Provides IEEE Design/TB C/C++ VPI and Python AST & UHDM APIs. Compil…☆472Updated this week
- SystemVerilog linter☆388Nov 6, 2025Updated 9 months ago
- Python script to transform a VCD file to wavedrom format☆85Aug 18, 2022Updated 4 years ago
- tree-sitter grammar/parser for INI files☆35Dec 8, 2025Updated 8 months ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server☆1,907Updated this week
- PCBNEW plugin that highlights pads on a PCB that meet specified criteria (part, unit, number, name, and function).☆25Sep 17, 2021Updated 4 years ago
- A Verilog Synthesis Regression Test☆39Jan 19, 2026Updated 7 months ago
- Collection of test cases for Yosys☆17Jan 4, 2022Updated 4 years ago
- Benchmarks for Yosys development☆24Feb 17, 2020Updated 6 years ago
- SystemVerilog language server☆583Jul 28, 2026Updated 3 weeks ago
- Next-Generation AI agent platform for autonomous software engineering with intelligent orchestration, persistent memory, Knowledge Graph,…☆18Updated this week
- An abstraction library for interfacing EDA tools☆788Aug 12, 2026Updated last week
- Extended and external tests for Verilator testing☆19Updated this week
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Python library for operations with VCD and other digital wave files☆55May 19, 2026Updated 3 months ago
- A VHDL parser for syntax highlighting.☆24Updated this week
- A VHDL frontend for Yosys☆104Feb 27, 2017Updated 9 years ago
- mantle library☆44Dec 20, 2022Updated 3 years ago
- ☆64Jul 21, 2020Updated 6 years ago
- Python packages providing a library for Verification Stimulus and Coverage☆148Jul 5, 2026Updated last month
- ☆13Jun 21, 2026Updated last month
- A simple function to add wavedrom diagrams into an ipython notebook.☆24Jan 14, 2022Updated 4 years ago
- Implementation of the Advanced Encryption Standard in Chisel☆19Apr 18, 2022Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Trying to verify Verilog/VHDL designs with formal methods and tools☆44Mar 7, 2024Updated 2 years ago
- 🕒 Static Timing Analysis diagram renderer☆13Dec 13, 2023Updated 2 years ago
- datasheet generator☆31Jul 18, 2025Updated last year
- csv grammar for tree-sitter☆12Nov 13, 2025Updated 9 months ago
- VHDL grammar for tree-sitter☆32Dec 20, 2023Updated 2 years ago
- Code snippets from articles published on www.amiq.com/consulting/blog☆37Jun 14, 2024Updated 2 years ago
- Cross EDA Abstraction and Automation☆42Aug 12, 2026Updated last week