tree-sitter / tree-sitter-verilogLinks
SystemVerilog grammar for tree-sitter
☆108Updated 10 months ago
Alternatives and similar repositories for tree-sitter-verilog
Users that are interested in tree-sitter-verilog are comparing it to the libraries listed below
Sorting:
- WAL enables programmable waveform analysis.☆156Updated 3 months ago
- Universal Hardware Data Model. A complete modeling of the IEEE SystemVerilog Object Model with VPI Interface, Elaborator, Serialization, …☆232Updated 2 weeks ago
- ☆80Updated this week
- Python bindings for slang, a library for compiling SystemVerilog☆63Updated 8 months ago
- Plugins for Yosys developed as part of the F4PGA project.☆84Updated last year
- A command-line tool for displaying vcd waveforms.☆59Updated last year
- SystemVerilog frontend for Yosys☆162Updated this week
- A SystemVerilog source file pickler.☆60Updated 11 months ago
- VHDL/Verilog/SystemC code generator, simulator API written in python/c++☆216Updated last week
- SystemVerilog synthesis tool☆209Updated 6 months ago
- FPGA tool performance profiling☆102Updated last year
- Simple parser for extracting VHDL documentation☆72Updated last year
- FuseSoC standard core library☆147Updated 3 months ago
- Facilitates building open source tools for working with hardware description languages (HDLs)☆65Updated 5 years ago
- Mutation Cover with Yosys (MCY)☆87Updated 2 weeks ago
- An automatic clock gating utility☆50Updated 5 months ago
- Repurposing existing HDL tools to help writing better code☆217Updated last year
- ☆119Updated last year
- ☆56Updated 3 years ago
- ideas and eda software for vlsi design☆50Updated last month
- Structural Netlist API (and more) for EDA post synthesis flow development☆118Updated this week
- Fabric generator and CAD tools.☆197Updated last week
- Determines the modules declared and instantiated in a SystemVerilog file☆47Updated last year
- Hardware generator debugger☆76Updated last year
- A complete open-source design-for-testing (DFT) Solution☆164Updated 3 weeks ago
- Python packages providing a library for Verification Stimulus and Coverage☆126Updated 2 months ago
- Building and deploying container images for open source electronic design automation (EDA)☆116Updated 11 months ago
- Tools for working with circuits as graphs in python☆124Updated last year
- An open source high level synthesis (HLS) tool built on top of LLVM☆124Updated last year
- Limited python / cocotb interface to Xilinx/AMD Vivado simulator.☆45Updated 7 months ago