mgudemann / iimcLinks
☆12Updated 7 years ago
Alternatives and similar repositories for iimc
Users that are interested in iimc are comparing it to the libraries listed below
Sorting:
- Random Generator of Btor2 Files☆10Updated last year
- BTOR2 MLIR project☆25Updated last year
- ☆15Updated 2 years ago
- rIC3 model checker for Hardware Model Checking Competition 2024(HWMCC'24) submission☆11Updated 8 months ago
- A fork of the Kissat SAT solver with additional features. Supports incremental solving.☆14Updated 2 years ago
- ☆13Updated 4 years ago
- Bᴛᴏʀ2MLIR: A Format and Toolchain for Hardware Verification☆14Updated 6 months ago
- work in progress, playing around with btor2 in rust☆11Updated last week
- A Coq framework to support structural design and proof of hardware cache-coherence protocols☆13Updated 3 years ago
- Control Logic Synthesis: Drawing the Rest of the OWL☆11Updated 11 months ago
- Tools for manipulating CHC and related files☆14Updated 2 years ago
- ☆19Updated 10 months ago
- Collection for submission (Hardware Model Checking Benchmark)☆10Updated 7 months ago
- IC3 reference implementation: a short, simple, fairly competitive implementation of IC3. Read it, tune it, extend it, play with it.☆57Updated 10 years ago
- A tutorial for setting up Symbolic Quick Error Detection (SQED) using the model checker, CoSA, on the Ride Core☆12Updated 6 years ago
- PyCaliper is Python-based tooling infrastructure that allows the verification and synthesis of specifications (properties) for RTL (e.g.,…☆22Updated 4 months ago
- FPGA synthesis tool powered by equality saturation and program synthesis.☆12Updated last month
- ☆12Updated 2 years ago
- PolyGen is a code generator for the polyhedral model, written and proved in Coq.☆10Updated 4 years ago
- Arithmetic multiplier benchmarks☆11Updated 7 years ago
- FPGA synthesis tool powered by program synthesis☆48Updated 2 weeks ago
- easter egg is a flexible, high-performance e-graph library with support of multiple additional assumptions at once☆13Updated 2 months ago
- RISC-V Formal in Chisel☆11Updated last year
- AMulet 2. - A better AIG Multiplier Examination Tool☆25Updated 2 years ago
- ☆16Updated 3 years ago
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆32Updated 10 months ago
- The source code to the Voss II Hardware Verification Suite☆56Updated last month
- A hardware model checker for hyperproperties☆18Updated 11 months ago
- SMTSampler: Efficient Stimulus Generation from Complex SMT Constraints☆26Updated 5 years ago
- ☆11Updated last year