mgudemann / iimc
☆11Updated 7 years ago
Alternatives and similar repositories for iimc:
Users that are interested in iimc are comparing it to the libraries listed below
- Random Generator of Btor2 Files☆9Updated last year
- ☆14Updated 2 years ago
- BTOR2 MLIR project☆25Updated last year
- ☆17Updated 8 months ago
- ☆13Updated 4 years ago
- IC3 reference implementation: a short, simple, fairly competitive implementation of IC3. Read it, tune it, extend it, play with it.☆56Updated 9 years ago
- CoreIR Symbolic Analyzer☆64Updated 4 years ago
- PolyGen is a code generator for the polyhedral model, written and proved in Coq.☆10Updated 4 years ago
- A model checker based on SAT solving and induction☆13Updated 9 years ago
- A fork of the Kissat SAT solver with additional features. Supports incremental solving.☆13Updated 2 years ago
- AMulet 2. - A better AIG Multiplier Examination Tool☆24Updated 2 years ago
- A generic parser and tool package for the BTOR2 format.☆40Updated 3 months ago
- Iodine: Verifying Constant-Time Execution of Hardware☆12Updated 3 years ago
- Pono: A flexible and extensible SMT-based model checker☆93Updated this week
- A tutorial for setting up Symbolic Quick Error Detection (SQED) using the model checker, CoSA, on the Ride Core☆12Updated 5 years ago
- ☆16Updated 3 years ago
- ☆11Updated last year
- SMTSampler: Efficient Stimulus Generation from Complex SMT Constraints☆24Updated 5 years ago
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆28Updated 8 months ago
- A hardware model checker for hyperproperties☆18Updated 9 months ago
- FPGA synthesis tool powered by program synthesis☆41Updated 4 months ago
- Reads a state transition system and performs property checking☆76Updated 3 weeks ago
- Hardware Model Checker☆40Updated this week
- ☆12Updated 2 years ago
- ☆27Updated 10 months ago
- Integer Multiplier Generator for Verilog☆22Updated last year