Alternatives and similar repositories for iimc:

Users that are interested in iimc are comparing it to the libraries listed below

• CoriolisSP / FuzzBtor2
  Random Generator of Btor2 Files
  ☆10Updated last year
• lijwen2748 / simplecar
  ☆15Updated 2 years ago
• gipsyh / rIC3-HWMCC24
  rIC3 model checker for Hardware Model Checking Competition 2024(HWMCC'24) submission
  ☆11Updated 7 months ago
• agurfinkel / btor2mlir
  BTOR2 MLIR project
  ☆25Updated last year
• jix / kissat_extras
  A fork of the Kissat SAT solver with additional features. Supports incremental solving.
  ☆14Updated 2 years ago
• arbrad / IC3ref
  IC3 reference implementation: a short, simple, fairly competitive implementation of IC3. Read it, tune it, extend it, play with it.
  ☆57Updated 9 years ago
• iscas-tis / CHA
  ☆19Updated 9 months ago
• d-kfmnn / amulet2
  AMulet 2. - A better AIG Multiplier Examination Tool
  ☆25Updated 2 years ago
• yihozhang / relational-ematching-benchmark
  ☆16Updated 3 years ago
• Gy-Hu / HWMCC24-benchmark
  Collection for submission (Hardware Model Checking Benchmark)
  ☆9Updated 6 months ago
• Gy-Hu / E-Syn
  E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)
  ☆29Updated 9 months ago
• upscale-project / generic-sqed-demo
  ☆13Updated 4 years ago
• stanford-centaur / pono
  Pono: A flexible and extensible SMT-based model checker
  ☆101Updated this week
• eytans / easter-egg
  easter egg is a flexible, high-performance e-graph library with support of multiple additional assumptions at once
  ☆11Updated last month
• hwmcc / btor2tools
  A generic parser and tool package for the BTOR2 format.
  ☆41Updated this week
• gipsyh / rIC3
  Hardware Formal Verification Tool
  ☆48Updated this week
• chc-comp / chc-tools
  Tools for manipulating CHC and related files
  ☆14Updated 2 years ago
• amahzoon / genmul
  ☆16Updated 4 years ago
• UCSBarchlab / owl
  Control Logic Synthesis: Drawing the Rest of the OWL
  ☆10Updated 10 months ago
• Ekdohibs / PolyGen
  PolyGen is a code generator for the polyhedral model, written and proved in Coq.
  ☆10Updated 4 years ago
• fangwenji / tacas23-wasim
  ☆12Updated 2 years ago
• TeamVoss / VossII
  The source code to the Voss II Hardware Verification Suite
  ☆56Updated 2 weeks ago
• aman-goel / avr
  Reads a state transition system and performs property checking
  ☆80Updated 2 months ago
• ycunxi / ACEC_benchmarks
  Arithmetic multiplier benchmarks
  ☆11Updated 7 years ago
• whaaswijk / percy
  An advanced header-only exact synthesis library
  ☆25Updated 2 years ago
• gussmith23 / churchroad
  FPGA synthesis tool powered by equality saturation and program synthesis.
  ☆12Updated last week
• temelmertcan / multgen
  Integer Multiplier Generator for Verilog
  ☆22Updated last year
• jetafese / btor2mlir
  Bᴛᴏʀ2MLIR: A Format and Toolchain for Hardware Verification
  ☆14Updated 5 months ago
• philzook58 / eggmt
  Egraphs Modulo Theories
  ☆13Updated 2 months ago
• gussmith23 / lakeroad
  FPGA synthesis tool powered by program synthesis
  ☆43Updated last week