mgudemann / iimc
☆11Updated 7 years ago
Alternatives and similar repositories for iimc:
Users that are interested in iimc are comparing it to the libraries listed below
- ☆14Updated 2 years ago
- Random Generator of Btor2 Files☆9Updated last year
- BTOR2 MLIR project☆23Updated last year
- ☆17Updated 7 months ago
- PolyGen is a code generator for the polyhedral model, written and proved in Coq.☆10Updated 4 years ago
- Bᴛᴏʀ2MLIR: A Format and Toolchain for Hardware Verification☆13Updated 2 months ago
- Hardware Model Checker☆30Updated this week
- CoreIR Symbolic Analyzer☆63Updated 4 years ago
- FPGA synthesis tool powered by program synthesis☆41Updated 2 months ago
- The source code to the Voss II Hardware Verification Suite☆53Updated 2 weeks ago
- An advanced header-only exact synthesis library☆24Updated 2 years ago
- A fork of the Kissat SAT solver with additional features. Supports incremental solving.☆13Updated 2 years ago
- Pono: A flexible and extensible SMT-based model checker☆90Updated last week
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆27Updated 7 months ago
- A model checker based on SAT solving and induction☆13Updated 9 years ago
- QuteRTL: A RTL Front-End Towards Intelligent Synthesis and Verification☆14Updated 8 years ago
- A hardware model checker for hyperproperties☆18Updated 8 months ago
- ☆13Updated 4 years ago
- ☆12Updated 2 years ago
- ☆11Updated last year
- IC3 reference implementation: a short, simple, fairly competitive implementation of IC3. Read it, tune it, extend it, play with it.☆56Updated 9 years ago
- A tutorial for setting up Symbolic Quick Error Detection (SQED) using the model checker, CoSA, on the Ride Core☆12Updated 5 years ago
- AMulet 2. - A better AIG Multiplier Examination Tool☆23Updated 2 years ago
- PyCaliper is Python-based tooling infrastructure that allows the verification and synthesis of specifications (properties) for RTL (e.g.,…☆18Updated last month
- A generic parser and tool package for the BTOR2 format.☆41Updated 2 months ago
- Verilog development and verification project for HOL4☆25Updated 3 months ago
- Reads a state transition system and performs property checking☆76Updated 3 months ago
- ☆16Updated 3 years ago
- Multi-core Decision Diagram (BDD/LDD) implementation☆42Updated last year