mgudemann / iimcView external linksLinks
☆14Jan 3, 2018Updated 8 years ago
Alternatives and similar repositories for iimc
Users that are interested in iimc are comparing it to the libraries listed below
Sorting:
- A fork of the Kissat SAT solver with additional features. Supports incremental solving.☆17Aug 13, 2022Updated 3 years ago
- ☆15Nov 9, 2022Updated 3 years ago
- A Formal Verification Framework for Chisel☆18Apr 9, 2024Updated last year
- Implementation of the IC3 / Property Directed Reachability algorithm using the the Z3 SMT solver.☆18Apr 30, 2016Updated 9 years ago
- Random Generator of Btor2 Files☆10Sep 2, 2023Updated 2 years ago
- Logic Synthesis System from UC Berkeley (Unofficial Distribution)☆15Jun 4, 2019Updated 6 years ago
- easter egg is a flexible, high-performance e-graph library with support of multiple additional assumptions at once☆13Mar 27, 2025Updated 10 months ago
- ☆19Jul 12, 2024Updated last year
- ☆14Jun 18, 2023Updated 2 years ago
- ☆24Feb 11, 2021Updated 5 years ago
- A Python/C++ implementation of Quine McCluskey(Tabulation) method.☆12Aug 31, 2018Updated 7 years ago
- IC3 reference implementation: a short, simple, fairly competitive implementation of IC3. Read it, tune it, extend it, play with it.☆63May 31, 2015Updated 10 years ago
- ☆19Dec 21, 2020Updated 5 years ago
- A standalone structural (gate-level) verilog parser☆40Feb 2, 2026Updated last week
- An Extensible Framework for Hardware Verification and Debugging☆18Sep 14, 2022Updated 3 years ago
- ☆19Dec 29, 2014Updated 11 years ago
- ELVE : ELVE Logic Visualization Engine☆11Jul 2, 2017Updated 8 years ago
- A copy of the latest version of MVSIS☆12Apr 18, 2021Updated 4 years ago
- LinearArbitrary-SeaHorn is a CHC solver for LLVM-based languages.☆22Mar 13, 2023Updated 2 years ago
- BTOR2 MLIR project☆26Jan 17, 2024Updated 2 years ago
- Tons of Inductive Problems: The Benchmarks☆27Jul 5, 2023Updated 2 years ago
- Integer Multiplier Generator for Verilog☆23Jul 4, 2025Updated 7 months ago
- ☆24May 17, 2024Updated last year
- Tools for manipulating CHC and related files☆15Apr 21, 2023Updated 2 years ago
- Synthesiser for Asynchronous Verilog Language☆20Oct 29, 2014Updated 11 years ago
- A fork of Yosys that integrates the CellIFT pass☆13Jul 23, 2025Updated 6 months ago
- C++ implementation of FRAIGs. Won the 1st place in 2018 Cadence-sponsored contest in NTU DSnP.☆10Oct 21, 2020Updated 5 years ago
- SATZilla SAT feature extraction tool☆11Jan 15, 2026Updated 3 weeks ago
- ☆11Jul 1, 2025Updated 7 months ago
- A generic parser and tool package for the BTOR2 format.☆46Sep 18, 2025Updated 4 months ago
- Control Logic Synthesis: Drawing the Rest of the OWL☆13Jun 17, 2024Updated last year
- A RISC-V RV32 model ready for SMT program synthesis.☆12Jun 23, 2021Updated 4 years ago
- SystemVerilog & Verilog Module I/O parser and printer☆25Jul 25, 2021Updated 4 years ago
- AMulet 2. - A better AIG Multiplier Examination Tool☆26Dec 23, 2025Updated last month
- RISC-V Formal in Chisel☆12Apr 9, 2024Updated last year
- CUDA program to find the tallest possible cacti in Minecraft.☆10Jan 1, 2024Updated 2 years ago
- Cell Layout Generation for DTCO/STCO Exploration Toolkit☆22May 24, 2025Updated 8 months ago
- ☆10Oct 15, 2021Updated 4 years ago
- ☆13Jun 12, 2024Updated last year