jix / flussab
Collection of utlities for writing parsers. Includes a fast DIMACS CNF parser.
☆13Updated 5 months ago
Alternatives and similar repositories for flussab:
Users that are interested in flussab are comparing it to the libraries listed below
- ☆19Updated this week
- Easy SMT solver interaction☆35Updated last month
- benchmarking e-graph extraction☆37Updated 5 months ago
- Refreshing automation for inductive equational proofs using e-graphs☆20Updated 9 months ago
- sketches for egg: a flexible, high-performance e-graph library☆26Updated last month
- Automatically generate a compiler using equality saturation☆28Updated last year
- Using e-graphs to synthesize netlists from boolean logic.☆14Updated last year
- ☆16Updated 3 years ago
- Cyclic theorem prover for equalitional reasoning using egraphs☆26Updated last year
- BTOR2 MLIR project☆25Updated last year
- RISCV Core written in Calyx☆16Updated 8 months ago
- DRAT/DPR proof checker☆9Updated 3 years ago
- embedding MLIR in LEAN☆47Updated 10 months ago
- CAQE is a solver for quantified Boolean formulas☆32Updated last year
- ☆12Updated 7 years ago
- A Rust hashconsing library.☆32Updated 9 months ago
- A generic library to interact with SMT-LIB 2 compliant solvers running in a separate system process, such as Z3 and CVC4.☆66Updated last year
- Symbolic execution tool for Sail ISA specifications☆66Updated last month
- library learning w egraphs☆17Updated last year
- ☆16Updated last year
- Egraphs Modulo Theories☆13Updated last month
- rIC3 model checker for Hardware Model Checking Competition 2024(HWMCC'24) submission☆11Updated 7 months ago
- easter egg is a flexible, high-performance e-graph library with support of multiple additional assumptions at once☆11Updated 3 weeks ago
- FPGA synthesis tool powered by program synthesis☆41Updated last week
- Compiler optimizer for arbitrary control flow based on equality saturation☆97Updated 2 years ago
- Rewrite Rule Inference Using Equality Saturation☆125Updated this week
- The source code to the Voss II Hardware Verification Suite☆56Updated this week
- ☆40Updated 3 years ago
- An experimental framework for temporal verification based on first-order linear-time temporal logic. Our goal is to express transition sy…☆17Updated last month
- Verilog AST☆21Updated last year