jix / flussabLinks
Collection of utlities for writing parsers. Includes a fast DIMACS CNF parser.
☆14Updated 8 months ago
Alternatives and similar repositories for flussab
Users that are interested in flussab are comparing it to the libraries listed below
Sorting:
- ☆29Updated 3 weeks ago
- Automatically generate a compiler using equality saturation☆30Updated last year
- benchmarking e-graph extraction☆47Updated last month
- ☆16Updated 3 years ago
- Easy SMT solver interaction☆35Updated 3 months ago
- sketches for egg: a flexible, high-performance e-graph library☆27Updated 3 months ago
- BTOR2 MLIR project☆26Updated last year
- easter egg is a flexible, high-performance e-graph library with support of multiple additional assumptions at once☆13Updated 3 months ago
- Rewrite Rule Inference Using Equality Saturation☆129Updated last month
- FPGA synthesis tool powered by equality saturation and program synthesis.☆12Updated last week
- Cyclic theorem prover for equalitional reasoning using egraphs☆26Updated last year
- work in progress, playing around with btor2 in rust☆11Updated 3 weeks ago
- Symbolic execution tool for Sail ISA specifications☆73Updated last week
- CAQE is a solver for quantified Boolean formulas☆34Updated 2 years ago
- Using e-graphs to synthesize netlists from boolean logic.☆14Updated last year
- Verilog AST☆21Updated last year
- ☆13Updated 7 years ago
- Information about verification tools. Browse the data at https://slebok.github.io/proverb/☆27Updated last year
- Egraphs Modulo Theories☆15Updated last month
- embedding MLIR in LEAN☆47Updated last year
- ☆40Updated 3 weeks ago
- Tools for manipulating CHC and related files☆15Updated 2 years ago
- RISCV Core written in Calyx☆16Updated 11 months ago
- FPGA synthesis tool powered by program synthesis☆51Updated last week
- Sail version of Arm ISA definition, currently for Armv9.3-A, and with the previous Sail Armv8.5-A model☆82Updated 3 weeks ago
- The source code to the Voss II Hardware Verification Suite☆55Updated 3 weeks ago
- CHERI-RISC-V model written in Sail☆60Updated last week
- Logic circuit analysis and optimization☆43Updated last week
- Random Generator of Btor2 Files☆10Updated last year
- A formally verified high-level synthesis tool based on CompCert and written in Coq.☆92Updated last year