jix / flussabLinks
Collection of utlities for writing parsers. Includes a fast DIMACS CNF parser.
☆15Updated 11 months ago
Alternatives and similar repositories for flussab
Users that are interested in flussab are comparing it to the libraries listed below
Sorting:
- BTOR2 MLIR project☆26Updated last year
- Using e-graphs to synthesize netlists from boolean logic.☆14Updated 2 years ago
- Automatically generate a compiler using equality saturation☆32Updated last year
- Random Generator of Btor2 Files☆10Updated 2 years ago
- ☆33Updated last month
- ☆14Updated 7 years ago
- Verilog AST☆21Updated last year
- Bᴛᴏʀ2MLIR: A Format and Toolchain for Hardware Verification☆20Updated last month
- PyCaliper is Python-based tooling infrastructure that allows the verification and synthesis of specifications (properties) for RTL (e.g.,…☆22Updated 4 months ago
- Rewrite Rule Inference Using Equality Saturation☆141Updated 4 months ago
- ☆19Updated last year
- The source code to the Voss II Hardware Verification Suite☆56Updated last month
- easter egg is a flexible, high-performance e-graph library with support of multiple additional assumptions at once☆13Updated 6 months ago
- rIC3 model checker for Hardware Model Checking Competition 2024(HWMCC'24) submission☆12Updated 3 months ago
- Easy SMT solver interaction☆34Updated 2 months ago
- Symbolic execution tool for Sail ISA specifications☆78Updated last month
- ☆16Updated 3 years ago
- Logic circuit analysis and optimization☆42Updated last month
- Pono: A flexible and extensible SMT-based model checker☆111Updated last week
- Control Logic Synthesis: Drawing the Rest of the OWL☆13Updated last year
- E-morphic: Scalable Equality Saturation for Structural Exploration in Logic Synthesis (DAC2025)☆21Updated 3 months ago
- ☆15Updated 2 years ago
- CoreIR Symbolic Analyzer☆74Updated 4 years ago
- A generic parser and tool package for the BTOR2 format.☆43Updated last month
- A fork of the Kissat SAT solver with additional features. Supports incremental solving.☆15Updated 3 years ago
- AMulet 2. - A better AIG Multiplier Examination Tool☆26Updated 2 years ago
- Tools for manipulating CHC and related files☆15Updated 2 years ago
- 21st century electronic design automation tools, written in Rust.☆31Updated this week
- The HW-CBMC and EBMC Model Checkers for Verilog☆90Updated this week
- A formally verified high-level synthesis tool based on CompCert and written in Coq.☆93Updated last month