Collection of utlities for writing parsers. Includes a fast DIMACS CNF parser.
☆15Nov 19, 2024Updated last year
Alternatives and similar repositories for flussab
Users that are interested in flussab are comparing it to the libraries listed below
Sorting:
- Random Generator of Btor2 Files☆10Sep 2, 2023Updated 2 years ago
- Control Logic Synthesis: Drawing the Rest of the OWL☆13Jun 17, 2024Updated last year
- Cell Layout Generation for DTCO/STCO Exploration Toolkit☆23May 24, 2025Updated 9 months ago
- Arithmetic multiplier benchmarks☆12Nov 13, 2017Updated 8 years ago
- AMulet 2. - A better AIG Multiplier Examination Tool☆26Dec 23, 2025Updated 2 months ago
- ☆18Aug 9, 2025Updated 6 months ago
- Using e-graphs for logic synthesis (ICCAD'25)☆32Updated this week
- Egraphs Modulo Theories☆18Jun 10, 2025Updated 8 months ago
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆25Apr 9, 2025Updated 10 months ago
- RTLCheck☆25Oct 9, 2018Updated 7 years ago
- Analyze experimental data with Programming by Navigation☆17Feb 24, 2026Updated last week
- ELVE : ELVE Logic Visualization Engine☆11Jul 2, 2017Updated 8 years ago
- Integer Multiplier Generator for Verilog☆24Jul 4, 2025Updated 7 months ago
- LEC - Logic Equivalence Checking - Formal Verification☆32Feb 23, 2026Updated last week
- A fork of Yosys that integrates the CellIFT pass☆13Jul 23, 2025Updated 7 months ago
- SATZilla SAT feature extraction tool☆11Jan 15, 2026Updated last month
- Boosted E-Graph Extraction with Adaptive Heuristics and Exact Solving☆29Jan 7, 2026Updated last month
- Connecting bv_decide to SMTLIB.☆13Jan 5, 2026Updated last month
- easter egg is a flexible, high-performance e-graph library with support of multiple additional assumptions at once☆13Mar 27, 2025Updated 11 months ago
- ☆26Feb 11, 2026Updated 2 weeks ago
- GuidedSampler: Coverage-guided Sampling of SMT Solutions☆15Jul 9, 2025Updated 7 months ago
- rIC3 model checker for Hardware Model Checking Competition 2024(HWMCC'24) submission☆11Jul 4, 2025Updated 7 months ago
- ☆14Jan 3, 2018Updated 8 years ago
- Collection for submission (Hardware Model Checking Benchmark)☆13Nov 9, 2025Updated 3 months ago
- Automatic generation of architecture-level models for hardware from its RTL design.☆14Apr 12, 2023Updated 2 years ago
- ☆13Jan 20, 2023Updated 3 years ago
- LLM Evaluation Benchmark on Hardware Formal Verification☆36Apr 3, 2025Updated 10 months ago
- ☆40Jan 22, 2026Updated last month
- A fork of the Kissat SAT solver with additional features. Supports incremental solving.☆17Aug 13, 2022Updated 3 years ago
- GOMIL: Global Optimization of Multiplier by Integer Linear Programming☆13Aug 25, 2021Updated 4 years ago
- ASIC Design kit for Skywater 130 for use with mflowgen☆14Mar 12, 2023Updated 2 years ago
- Qute: a dependency learning QBF solver.☆15Dec 19, 2025Updated 2 months ago
- Python version of tools to work with AIG formatted files☆12May 20, 2025Updated 9 months ago
- A Python/C++ implementation of Quine McCluskey(Tabulation) method.☆12Aug 31, 2018Updated 7 years ago
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆41Jul 17, 2024Updated last year
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆35Aug 25, 2024Updated last year
- 21st century electronic design automation tools, written in Rust.☆36Feb 23, 2026Updated last week
- A standalone structural (gate-level) verilog parser☆40Feb 2, 2026Updated last month
- IC3 reference implementation: a short, simple, fairly competitive implementation of IC3. Read it, tune it, extend it, play with it.☆64May 31, 2015Updated 10 years ago