Collection of utlities for writing parsers. Includes a fast DIMACS CNF parser.
☆15Nov 19, 2024Updated last year
Alternatives and similar repositories for flussab
Users that are interested in flussab are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Random Generator of Btor2 Files☆10Sep 2, 2023Updated 2 years ago
- Using e-graphs for logic synthesis (ICCAD'25)☆35Jul 13, 2026Updated last week
- Control Logic Synthesis: Drawing the Rest of the OWL☆13Jun 17, 2024Updated 2 years ago
- FPGA synthesis tool powered by equality saturation and program synthesis.☆14Jan 9, 2026Updated 6 months ago
- ☆18Aug 9, 2025Updated 11 months ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- Arithmetic multiplier benchmarks☆12Nov 13, 2017Updated 8 years ago
- AMulet 2. - A better AIG Multiplier Examination Tool☆30Dec 23, 2025Updated 6 months ago
- Boosted E-Graph Extraction with Adaptive Heuristics and Exact Solving☆30Jan 7, 2026Updated 6 months ago
- Egraphs Modulo Theories☆20Jun 10, 2025Updated last year
- A programming language for writing constraint-based integrated circuit layout generators☆17Jun 17, 2026Updated last month
- A retargetable and extensible synthesis-based compiler for modern hardware architectures☆20Nov 20, 2025Updated 8 months ago
- DRAT/DPR proof checker☆10Feb 12, 2022Updated 4 years ago
- APS: An open-source toolchain towards agile processor specialization based on MLIR☆19Jan 17, 2026Updated 6 months ago
- Cell layout generation (MH Multiheight) for DTCO/STCO exploration toolkit.☆15Oct 6, 2025Updated 9 months ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- ☆16Jul 3, 2023Updated 3 years ago
- Yosys RTLIL dialect for MLIR☆23Jun 12, 2025Updated last year
- Integer Multiplier Generator for Verilog☆25Jul 4, 2025Updated last year
- rIC3 model checker for Hardware Model Checking Competition 2024(HWMCC'24) submission☆12Jul 4, 2025Updated last year
- Exact Symbolic Reasoning via Boolean Equality Saturation☆25Jan 7, 2026Updated 6 months ago
- AI-Assisted Verification of Data Structures☆21May 27, 2026Updated last month
- Refreshing automation for inductive equational proofs using e-graphs☆28Jul 7, 2024Updated 2 years ago
- RTLCheck☆26Oct 9, 2018Updated 7 years ago
- easter egg is a flexible, high-performance e-graph library with support of multiple additional assumptions at once☆13Mar 27, 2025Updated last year
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Automatic generation of architecture-level models for hardware from its RTL design.☆16Apr 12, 2023Updated 3 years ago
- Connecting bv_decide to SMTLIB.☆15Updated this week
- Contract-Aware RTL Code Generation Agents with Temporal Tracing, Slicing and Formal Verification☆21Jan 28, 2026Updated 5 months ago
- E-morphic: Scalable Equality Saturation for Structural Exploration in Logic Synthesis (DAC2025)☆29Jun 23, 2025Updated last year
- (WIP) Open-source Rust gate-level EDA infrastructure: parsers and databases☆21May 2, 2026Updated 2 months ago
- ELVE : ELVE Logic Visualization Engine☆11Jul 2, 2017Updated 9 years ago
- ☆13Jan 20, 2023Updated 3 years ago
- Collection for submission (Hardware Model Checking Benchmark)☆13Nov 9, 2025Updated 8 months ago
- Bringing e-graphs to MLIR, natively.☆34Jul 9, 2026Updated last week
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- LLM Evaluation Benchmark on Hardware Formal Verification☆44Apr 3, 2025Updated last year
- Differentiable Combinatorial Scheduling at Scale (ICML'24). Mingju Liu, Yingjie Li, Jiaqi Yin, Zhiru Zhang, Cunxi Yu.☆22Oct 31, 2024Updated last year
- ☆19Dec 21, 2020Updated 5 years ago
- ☆14Jan 3, 2018Updated 8 years ago
- ☆15Jan 14, 2025Updated last year
- ☆49May 18, 2024Updated 2 years ago
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆29Apr 9, 2025Updated last year