Alternatives and similar repositories for flussab

Users that are interested in flussab are comparing it to the libraries listed below

• mikeurbach / egg-netlist-synthesizer
  Using e-graphs to synthesize netlists from boolean logic.
  ☆14Updated 2 years ago
• agurfinkel / btor2mlir
  BTOR2 MLIR project
  ☆26Updated last year
• jix / kissat_extras
  A fork of the Kissat SAT solver with additional features. Supports incremental solving.
  ☆17Updated 3 years ago
• mgudemann / iimc
  ☆14Updated 7 years ago
• CoriolisSP / FuzzBtor2
  Random Generator of Btor2 Files
  ☆10Updated 2 years ago
• memoryleak47 / slotted-egraphs
  ☆35Updated last month
• cucapra / patronus
  work in progress, playing around with btor2 in rust
  ☆12Updated 2 weeks ago
• sgpthomas / comp-gen
  Automatically generate a compiler using equality saturation
  ☆34Updated last year
• IntelLabs / pycaliper
  PyCaliper is Python-based tooling infrastructure that allows the verification and synthesis of specifications (properties) for RTL (e.g.,…
  ☆22Updated 4 months ago
• vegaluisjose / vast
  Verilog AST
  ☆21Updated last year
• yihozhang / relational-ematching-benchmark
  ☆16Updated 3 years ago
• calyxir / calyx-riscv
  RISCV Core written in Calyx
  ☆17Updated last year
• iscas-tis / CHA
  ☆19Updated last year
• vegaluisjose / reticle
  ☆40Updated 4 years ago
• jetafese / btor2mlir
  Bᴛᴏʀ2MLIR: A Format and Toolchain for Hardware Verification
  ☆20Updated 2 months ago
• TeamVoss / VossII
  The source code to the Voss II Hardware Verification Suite
  ☆56Updated last week
• Coloquinte / quaigh
  Logic circuit analysis and optimization
  ☆42Updated 2 months ago
• eytans / easter-egg
  easter egg is a flexible, high-performance e-graph library with support of multiple additional assumptions at once
  ☆13Updated 7 months ago
• UCSBarchlab / owl
  Control Logic Synthesis: Drawing the Rest of the OWL
  ☆13Updated last year
• uwplse / ruler
  Rewrite Rule Inference Using Equality Saturation
  ☆142Updated 5 months ago
• Gy-Hu / E-Syn2
  E-morphic: Scalable Equality Saturation for Structural Exploration in Logic Synthesis (DAC2025)
  ☆22Updated 4 months ago
• gipsyh / rIC3-HWMCC24
  rIC3 model checker for Hardware Model Checking Competition 2024(HWMCC'24) submission
  ☆12Updated 4 months ago
• lijwen2748 / simplecar
  ☆15Updated 3 years ago
• chc-comp / chc-tools
  Tools for manipulating CHC and related files
  ☆15Updated 2 years ago
• gussmith23 / lakeroad
  FPGA synthesis tool powered by program synthesis
  ☆52Updated last month
• rems-project / sail-arm
  Sail version of Arm ISA definition, currently for Armv9.3-A, and with the previous Sail Armv8.5-A model
  ☆89Updated this week
• d-kfmnn / amulet2
  AMulet 2. - A better AIG Multiplier Examination Tool
  ☆26Updated 3 years ago
• ymherklotz / vericert
  A formally verified high-level synthesis tool based on CompCert and written in Coq.
  ☆94Updated 2 months ago
• ucb-substrate / substrate2
  21st century electronic design automation tools, written in Rust.
  ☆32Updated last week
• cristian-mattarei / CoSA
  CoreIR Symbolic Analyzer
  ☆74Updated 5 years ago