IC3 reference implementation: a short, simple, fairly competitive implementation of IC3. Read it, tune it, extend it, play with it.
☆64May 31, 2015Updated 10 years ago
Alternatives and similar repositories for IC3ref
Users that are interested in IC3ref are comparing it to the libraries listed below
Sorting:
- Reads a state transition system and performs property checking☆91Sep 12, 2025Updated 6 months ago
- Random Generator of Btor2 Files☆10Sep 2, 2023Updated 2 years ago
- ☆16Nov 9, 2022Updated 3 years ago
- Hardware Formal Verification Tool☆90Mar 14, 2026Updated last week
- Collection for submission (Hardware Model Checking Benchmark)☆13Nov 9, 2025Updated 4 months ago
- A generic parser and tool package for the BTOR2 format.☆47Sep 18, 2025Updated 6 months ago
- ☆14Sep 14, 2020Updated 5 years ago
- ☆14Jan 3, 2018Updated 8 years ago
- rIC3 model checker for Hardware Model Checking Competition 2024(HWMCC'24) submission☆11Jul 4, 2025Updated 8 months ago
- Arithmetic multiplier benchmarks☆12Nov 13, 2017Updated 8 years ago
- AIGER And-Inverter-Graph Library☆98Feb 17, 2026Updated last month
- A hardware model checker for hyperproperties☆18Jun 14, 2024Updated last year
- ANSI-C benchmarks generated from Verilog RTL circuits with safety assertions. Used for Formal Property Verification.☆17Dec 1, 2018Updated 7 years ago
- A fork of the Kissat SAT solver with additional features. Supports incremental solving.☆17Aug 13, 2022Updated 3 years ago
- Implementation of the IC3 / Property Directed Reachability algorithm using the the Z3 SMT solver.☆18Apr 30, 2016Updated 9 years ago
- The HW-CBMC and EBMC Model Checkers for Verilog☆103Updated this week
- Qute: a dependency learning QBF solver.☆15Mar 11, 2026Updated last week
- A model checker based on SAT solving and induction☆15Mar 27, 2015Updated 10 years ago
- ☆14Jun 18, 2023Updated 2 years ago
- A fork of Yosys that integrates the CellIFT pass☆13Jul 23, 2025Updated 7 months ago
- ☆17Nov 19, 2023Updated 2 years ago
- AMulet 2. - A better AIG Multiplier Examination Tool☆28Dec 23, 2025Updated 2 months ago
- Collection of utlities for writing parsers. Includes a fast DIMACS CNF parser.☆15Nov 19, 2024Updated last year
- Integer Multiplier Generator for Verilog☆24Jul 4, 2025Updated 8 months ago
- A tool for checking the contract satisfaction for hardware designs☆12Nov 4, 2025Updated 4 months ago
- Pono: A flexible and extensible SMT-based model checker☆118Updated this week
- ☆19Dec 21, 2020Updated 5 years ago
- BTOR2 MLIR project☆26Jan 17, 2024Updated 2 years ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆58Jan 8, 2025Updated last year
- py-aiger: A python library for manipulating sequential and combinatorial circuits encoded using `and` & `inverter` gates (AIGs).☆49Dec 21, 2025Updated 3 months ago
- A minimalistic and high-performance SAT solver☆26Mar 4, 2024Updated 2 years ago
- Solver for Constrained Horn Clauses☆50Updated this week
- The Eldarica model checker☆104Mar 9, 2026Updated last week
- Equivalence checking with Yosys☆58Mar 4, 2026Updated 2 weeks ago
- Logic Synthesis System from UC Berkeley (Unofficial Distribution)☆15Jun 4, 2019Updated 6 years ago
- RISC-V Formal in Chisel☆13Apr 9, 2024Updated last year
- ELVE : ELVE Logic Visualization Engine☆11Jul 2, 2017Updated 8 years ago
- Fast Symbolic Repair of Hardware Design Code☆33Jan 20, 2025Updated last year
- Python version of tools to work with AIG formatted files☆12May 20, 2025Updated 10 months ago