IC3 reference implementation: a short, simple, fairly competitive implementation of IC3. Read it, tune it, extend it, play with it.
☆64May 31, 2015Updated 10 years ago
Alternatives and similar repositories for IC3ref
Users that are interested in IC3ref are comparing it to the libraries listed below
Sorting:
- Random Generator of Btor2 Files☆10Sep 2, 2023Updated 2 years ago
- Reads a state transition system and performs property checking☆90Sep 12, 2025Updated 5 months ago
- ☆15Nov 9, 2022Updated 3 years ago
- ☆14Jan 3, 2018Updated 8 years ago
- A hardware model checker for hyperproperties☆18Jun 14, 2024Updated last year
- Hardware Formal Verification Tool☆88Updated this week
- A generic parser and tool package for the BTOR2 format.☆47Sep 18, 2025Updated 5 months ago
- Arithmetic multiplier benchmarks☆12Nov 13, 2017Updated 8 years ago
- ☆14Jun 18, 2023Updated 2 years ago
- Collection for submission (Hardware Model Checking Benchmark)☆13Nov 9, 2025Updated 3 months ago
- ☆14Sep 14, 2020Updated 5 years ago
- ANSI-C benchmarks generated from Verilog RTL circuits with safety assertions. Used for Formal Property Verification.☆17Dec 1, 2018Updated 7 years ago
- Qute: a dependency learning QBF solver.☆14Dec 19, 2025Updated 2 months ago
- A fork of the Kissat SAT solver with additional features. Supports incremental solving.☆17Aug 13, 2022Updated 3 years ago
- AIGER And-Inverter-Graph Library☆97Feb 17, 2026Updated last week
- Integer Multiplier Generator for Verilog☆24Jul 4, 2025Updated 7 months ago
- A fork of Yosys that integrates the CellIFT pass☆13Jul 23, 2025Updated 7 months ago
- AMulet 2. - A better AIG Multiplier Examination Tool☆26Dec 23, 2025Updated 2 months ago
- ☆17Nov 19, 2023Updated 2 years ago
- Implementation of the IC3 / Property Directed Reachability algorithm using the the Z3 SMT solver.☆18Apr 30, 2016Updated 9 years ago
- The HW-CBMC and EBMC Model Checkers for Verilog☆102Updated this week
- Logic Synthesis System from UC Berkeley (Unofficial Distribution)☆15Jun 4, 2019Updated 6 years ago
- A model checker based on SAT solving and induction☆15Mar 27, 2015Updated 10 years ago
- rIC3 model checker for Hardware Model Checking Competition 2024(HWMCC'24) submission☆11Jul 4, 2025Updated 7 months ago
- ☆19Dec 21, 2020Updated 5 years ago
- Collection of utlities for writing parsers. Includes a fast DIMACS CNF parser.☆15Nov 19, 2024Updated last year
- An Extensible Framework for Hardware Verification and Debugging☆18Sep 14, 2022Updated 3 years ago
- Solver for Constrained Horn Clauses☆50Updated this week
- Python version of tools to work with AIG formatted files☆12May 20, 2025Updated 9 months ago
- BTOR2 MLIR project☆26Jan 17, 2024Updated 2 years ago
- MachSMT: An ML-Driven Algorithm Selection tool for SMT Solvers☆25Apr 21, 2023Updated 2 years ago
- py-aiger: A python library for manipulating sequential and combinatorial circuits encoded using `and` & `inverter` gates (AIGs).☆49Dec 21, 2025Updated 2 months ago
- Hardware Formal Verification☆17Aug 10, 2020Updated 5 years ago
- The Eldarica model checker☆102Feb 20, 2026Updated last week
- ELVE : ELVE Logic Visualization Engine☆11Jul 2, 2017Updated 8 years ago
- A tool for checking the contract satisfaction for hardware designs☆12Nov 4, 2025Updated 3 months ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆58Jan 8, 2025Updated last year
- easter egg is a flexible, high-performance e-graph library with support of multiple additional assumptions at once☆13Mar 27, 2025Updated 11 months ago
- Tools for manipulating CHC and related files☆15Apr 21, 2023Updated 2 years ago