arbrad / IC3refLinks
IC3 reference implementation: a short, simple, fairly competitive implementation of IC3. Read it, tune it, extend it, play with it.
☆59Updated 10 years ago
Alternatives and similar repositories for IC3ref
Users that are interested in IC3ref are comparing it to the libraries listed below
Sorting:
- Pono: A flexible and extensible SMT-based model checker☆105Updated this week
- Reads a state transition system and performs property checking☆84Updated 4 months ago
- rIC3 model checker for Hardware Model Checking Competition 2024(HWMCC'24) submission☆12Updated last week
- A model checker based on SAT solving and induction☆13Updated 10 years ago
- ☆13Updated 7 years ago
- MonoSAT - An SMT solver for Monotonic Theories☆113Updated 3 months ago
- Solver for Constrained Horn Clauses☆39Updated this week
- ☆34Updated 2 weeks ago
- A generic parser and tool package for the BTOR2 format.☆41Updated 2 months ago
- Random Generator of Btor2 Files☆10Updated last year
- The source code to the Voss II Hardware Verification Suite☆55Updated 2 weeks ago
- Cube-and-Conquer SAT solver☆36Updated 2 years ago
- The HW-CBMC and EBMC Model Checkers for Verilog☆79Updated this week
- CUDD: CU Decision Diagram package - unofficial git mirror of https://web.archive.org/web/20180127051756/http://vlsi.colorado.edu/~fabio/C…☆131Updated 2 years ago
- Approximate Model Counter☆78Updated 2 weeks ago
- SMTSampler: Efficient Stimulus Generation from Complex SMT Constraints☆29Updated 5 years ago
- BTOR2 MLIR project☆26Updated last year
- IC3PO: IC3 for Proving Protocol Properties☆28Updated 10 months ago
- A generic C++ API for SMT solving. It provides abstract classes which can be implemented by different SMT solvers.☆126Updated this week
- The DRAT-trim proof checker☆62Updated 7 months ago
- SAT Solver SATCH☆120Updated 2 years ago
- A formally verified high-level synthesis tool based on CompCert and written in Coq.☆92Updated last year
- Hardware Formal Verification Tool☆57Updated last week
- Tools for manipulating CHC and related files☆15Updated 2 years ago
- Verilog development and verification project for HOL4☆26Updated 2 months ago
- Bit-bLAsting solving Non-linear integer constraints.☆22Updated last week
- UCLID5: formal modeling, verification, and synthesis of computational systems☆145Updated last week
- AMulet 2. - A better AIG Multiplier Examination Tool☆25Updated 2 years ago
- PolyGen is a code generator for the polyhedral model, written and proved in Coq.☆10Updated 4 years ago
- DepQBF, a solver for quantified boolean formulae (QBF).☆35Updated 2 years ago