aman-goel / avr
Reads a state transition system and performs property checking
☆75Updated last week
Related projects: ⓘ
- Pono: A flexible and extensible SMT-based model checker☆68Updated this week
- A generic parser and tool package for the BTOR2 format.☆39Updated 2 weeks ago
- IC3 reference implementation: a short, simple, fairly competitive implementation of IC3. Read it, tune it, extend it, play with it.☆51Updated 9 years ago
- AIGER And-Inverter-Graph Library☆57Updated 3 months ago
- A generic C++ API for SMT solving. It provides abstract classes which can be implemented by different SMT solvers.☆103Updated 2 weeks ago
- CoreIR Symbolic Analyzer☆61Updated 3 years ago
- AMulet 2. - A better AIG Multiplier Examination Tool☆20Updated last year
- The HW-CBMC and EBMC Model Checkers for Verilog☆52Updated this week
- Recent papers related to hardware formal verification.☆53Updated 11 months ago
- ANSI-C benchmarks generated from Verilog RTL circuits with safety assertions. Used for Formal Property Verification.☆13Updated 5 years ago
- SMTSampler: Efficient Stimulus Generation from Complex SMT Constraints☆24Updated 4 years ago
- The source code to the Voss II Hardware Verification Suite☆53Updated this week
- BTOR2 MLIR project☆16Updated 8 months ago
- ☆12Updated last year
- A Modeling and Verification Platform for SoCs using ILAs☆75Updated 2 months ago
- Approximate Model Counter☆70Updated last month
- A Formal Verification Framework for Chisel☆16Updated 5 months ago
- py-aiger: A python library for manipulating sequential and combinatorial circuits encoded using `and` & `inverter` gates (AIGs).☆40Updated 6 months ago
- ☆14Updated last year
- MonoSAT - An SMT solver for Monotonic Theories☆106Updated last year
- ILA Model Database☆20Updated 3 years ago
- ☆14Updated 3 years ago
- ☆30Updated 2 months ago
- CUDD: CU Decision Diagram package - unofficial git mirror of https://web.archive.org/web/20180127051756/http://vlsi.colorado.edu/~fabio/C…☆114Updated last year
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆20Updated 2 months ago
- Automated Repair of Verilog Hardware Descriptions☆25Updated 5 months ago
- Project Repo for the Simulator Independent Coverage Research☆16Updated last year
- A Parallel SAT Solver with GPU Accelerated Inprocessing☆80Updated 2 weeks ago
- ☆10Updated 6 months ago
- ☆44Updated 5 months ago