Alternatives and similar repositories for avr:

Users that are interested in avr are comparing it to the libraries listed below

• arbrad / IC3ref
  IC3 reference implementation: a short, simple, fairly competitive implementation of IC3. Read it, tune it, extend it, play with it.
  ☆56Updated 9 years ago
• stanford-centaur / pono
  Pono: A flexible and extensible SMT-based model checker
  ☆90Updated last week
• hwmcc / btor2tools
  A generic parser and tool package for the BTOR2 format.
  ☆41Updated 2 months ago
• diffblue / hw-cbmc
  The HW-CBMC and EBMC Model Checkers for Verilog
  ☆65Updated this week
• arminbiere / aiger
  AIGER And-Inverter-Graph Library
  ☆67Updated this week
• gipsyh / rIC3
  Hardware Model Checker
  ☆32Updated this week
• cristian-mattarei / CoSA
  CoreIR Symbolic Analyzer
  ☆63Updated 4 years ago
• rajdeep87 / verilog-c
  ANSI-C benchmarks generated from Verilog RTL circuits with safety assertions. Used for Formal Property Verification.
  ☆13Updated 6 years ago
• d-kfmnn / amulet2
  AMulet 2. - A better AIG Multiplier Examination Tool
  ☆23Updated 2 years ago
• TeamVoss / VossII
  The source code to the Voss II Hardware Verification Suite
  ☆53Updated 2 weeks ago
• Gy-Hu / HW-Formal-Paper
  Recent papers related to hardware formal verification.
  ☆64Updated last year
• jix / kissat_extras
  A fork of the Kissat SAT solver with additional features. Supports incremental solving.
  ☆13Updated 2 years ago
• RafaelTupynamba / SMTSampler
  SMTSampler: Efficient Stimulus Generation from Complex SMT Constraints
  ☆25Updated 5 years ago
• arminbiere / gimsatul
  ☆34Updated 7 months ago
• agurfinkel / btor2mlir
  BTOR2 MLIR project
  ☆23Updated last year
• CoriolisSP / FuzzBtor2
  Random Generator of Btor2 Files
  ☆9Updated last year
• PrincetonUniversity / ILAng
  A Modeling and Verification Platform for SoCs using ILAs
  ☆75Updated 7 months ago
• fangwenji / tacas23-wasim
  ☆12Updated 2 years ago
• stanford-centaur / smt-switch
  A generic C++ API for SMT solving. It provides abstract classes which can be implemented by different SMT solvers.
  ☆120Updated this week
• fuqi-jia / BLAN
  Bit-bLAsting solving Non-linear integer constraints.
  ☆21Updated 7 months ago
• PrincetonUniversity / IMDb-Archive
  ILA Model Database
  ☆22Updated 4 years ago
• meelgroup / approxmc
  Approximate Model Counter
  ☆73Updated 7 months ago
• sambayless / monosat
  MonoSAT - An SMT solver for Monotonic Theories
  ☆111Updated last year
• gussmith23 / lakeroad
  FPGA synthesis tool powered by program synthesis
  ☆41Updated 2 months ago
• CakeML / hardware
  Verilog development and verification project for HOL4
  ☆25Updated 3 months ago
• mvcisback / py-aiger
  py-aiger: A python library for manipulating sequential and combinatorial circuits encoded using `and` & `inverter` gates (AIGs).
  ☆42Updated 2 months ago
• makaimann / ride-core-demo
  A tutorial for setting up Symbolic Quick Error Detection (SQED) using the model checker, CoSA, on the Ride Core
  ☆12Updated 5 years ago
• bitwuzla / bitwuzla
  Bitwuzla is a Satisfiability Modulo Theories (SMT) solver for the theories of fixed-size bit-vectors, floating-point arithmetic, arrays a…
  ☆238Updated 2 weeks ago
• Gy-Hu / E-Syn
  E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)
  ☆27Updated 7 months ago
• ymanerka / pipeproof
  PipeProof
  ☆11Updated 5 years ago