aman-goel / avr
Reads a state transition system and performs property checking
☆78Updated last month
Alternatives and similar repositories for avr:
Users that are interested in avr are comparing it to the libraries listed below
- Pono: A flexible and extensible SMT-based model checker☆96Updated this week
- Hardware Formal Verification Tool☆42Updated this week
- The HW-CBMC and EBMC Model Checkers for Verilog☆65Updated this week
- A generic parser and tool package for the BTOR2 format.☆41Updated 3 months ago
- IC3 reference implementation: a short, simple, fairly competitive implementation of IC3. Read it, tune it, extend it, play with it.☆56Updated 9 years ago
- AIGER And-Inverter-Graph Library☆71Updated this week
- CoreIR Symbolic Analyzer☆70Updated 4 years ago
- rIC3 model checker for Hardware Model Checking Competition 2024(HWMCC'24) submission☆11Updated 7 months ago
- AMulet 2. - A better AIG Multiplier Examination Tool☆24Updated 2 years ago
- ANSI-C benchmarks generated from Verilog RTL circuits with safety assertions. Used for Formal Property Verification.☆14Updated 6 years ago
- Collection for submission (Hardware Model Checking Benchmark)☆9Updated 5 months ago
- Recent papers related to hardware formal verification.☆70Updated last year
- The source code to the Voss II Hardware Verification Suite☆56Updated 2 weeks ago
- A tutorial for setting up Symbolic Quick Error Detection (SQED) using the model checker, CoSA, on the Ride Core☆12Updated 5 years ago
- Random Generator of Btor2 Files☆10Updated last year
- A fork of the Kissat SAT solver with additional features. Supports incremental solving.☆14Updated 2 years ago
- ☆12Updated 2 years ago
- BTOR2 MLIR project☆25Updated last year
- ILA Model Database☆22Updated 4 years ago
- ☆13Updated last week
- ☆34Updated 9 months ago
- A Modeling and Verification Platform for SoCs using ILAs☆75Updated 9 months ago
- A generic C++ API for SMT solving. It provides abstract classes which can be implemented by different SMT solvers.☆122Updated last week
- SMTSampler: Efficient Stimulus Generation from Complex SMT Constraints☆25Updated 5 years ago
- Bit-bLAsting solving Non-linear integer constraints.☆21Updated 9 months ago
- PyCaliper is Python-based tooling infrastructure that allows the verification and synthesis of specifications (properties) for RTL (e.g.,…☆20Updated 2 months ago
- Verilog development and verification project for HOL4☆26Updated 5 months ago
- py-aiger: A python library for manipulating sequential and combinatorial circuits encoded using `and` & `inverter` gates (AIGs).☆42Updated 3 months ago
- CAQE is a solver for quantified Boolean formulas☆32Updated last year
- ☆15Updated 2 years ago