Reads a state transition system and performs property checking
☆93Sep 12, 2025Updated 9 months ago
Alternatives and similar repositories for avr
Users that are interested in avr are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- IC3 reference implementation: a short, simple, fairly competitive implementation of IC3. Read it, tune it, extend it, play with it.☆69May 31, 2015Updated 11 years ago
- Pono: A flexible and extensible SMT-based model checker☆129Jul 1, 2026Updated last week
- IC3PO: IC3 for Proving Protocol Properties☆28Sep 10, 2024Updated last year
- Random Generator of Btor2 Files☆10Sep 2, 2023Updated 2 years ago
- rIC3 model checker for Hardware Model Checking Competition 2024(HWMCC'24) submission☆12Jul 4, 2025Updated last year
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- LLM-Assisted Hardware Formal Verification Tool☆111Updated this week
- A generic parser and tool package for the BTOR2 format.☆48Sep 18, 2025Updated 9 months ago
- The HW-CBMC and EBMC Model Checkers for Verilog☆110Jun 30, 2026Updated last week
- CoreIR Symbolic Analyzer☆75Oct 27, 2020Updated 5 years ago
- AIGER And-Inverter-Graph Library☆103Feb 17, 2026Updated 4 months ago
- ☆18Jul 12, 2024Updated last year
- ☆18Nov 9, 2022Updated 3 years ago
- ☆18Nov 19, 2023Updated 2 years ago
- SRI Sally: A model checker for infinite-state systems.☆79Jul 31, 2025Updated 11 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ANSI-C benchmarks generated from Verilog RTL circuits with safety assertions. Used for Formal Property Verification.☆17Dec 1, 2018Updated 7 years ago
- AMulet 2. - A better AIG Multiplier Examination Tool☆30Dec 23, 2025Updated 6 months ago
- Logic Synthesis System from UC Berkeley (Unofficial Distribution)☆15Jun 4, 2019Updated 7 years ago
- ☆15Sep 14, 2020Updated 5 years ago
- Collection for submission (Hardware Model Checking Benchmark)☆13Nov 9, 2025Updated 7 months ago
- Collection of Distributed Protocol Verification Problems☆15Apr 27, 2024Updated 2 years ago
- Iodine: Verifying Constant-Time Execution of Hardware☆18Mar 29, 2021Updated 5 years ago
- ☆13Jan 20, 2023Updated 3 years ago
- ☆15Feb 6, 2021Updated 5 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- A Modeling and Verification Platform for SoCs using ILAs☆82Jul 3, 2024Updated 2 years ago
- A tutorial for setting up Symbolic Quick Error Detection (SQED) using the model checker, CoSA, on the Ride Core☆11May 24, 2019Updated 7 years ago
- ☆15Jun 18, 2023Updated 3 years ago
- Arithmetic multiplier benchmarks☆12Nov 13, 2017Updated 8 years ago
- A model checker based on SAT solving and induction☆15Mar 27, 2015Updated 11 years ago
- A language for symbolic transitions system, inspired by Ivy.☆76Mar 19, 2026Updated 3 months ago
- A generic C++ API for SMT solving. It provides abstract classes which can be implemented by different SMT solvers.☆141Apr 16, 2026Updated 2 months ago
- QuteRTL: A RTL Front-End Towards Intelligent Synthesis and Verification☆18Nov 8, 2016Updated 9 years ago
- ☆14Jan 3, 2018Updated 8 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Research paper based on or related to ABC.☆72Jun 11, 2026Updated 3 weeks ago
- Research project from UCI's AICPS lab: using GNNs to enable hardware security and prevent hardware trojans☆10Mar 31, 2021Updated 5 years ago
- ABC: System for Sequential Logic Synthesis and Formal Verification☆1,192Jun 30, 2026Updated last week
- A Satisfiability Modulo Theories (SMT) solver for the theories of fixed-size bit-vectors, arrays and uninterpreted functions.☆359Aug 23, 2024Updated last year
- Equivalence checking with Yosys☆60Jun 4, 2026Updated last month
- The code base for the I4 prototype, as described in the SOSP '19 paper "I4: Incremental Inference of Inductive Invariants for Verificatio…☆27May 25, 2021Updated 5 years ago
- ☆11Jul 1, 2025Updated last year