mohdomama / Quine-McCluskey

Related projects ⓘ

Alternatives and complementary repositories for Quine-McCluskey

• fangwenji / tacas23-wasim
  ☆12Updated last year
• Gy-Hu / E-Syn
  E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)
  ☆25Updated 3 months ago
• cornell-zhang / HOGA
  Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits
  ☆21Updated 2 months ago
• gipsyh / rIC3
  A high-performance implementation of the IC3/PDR algorithm in Rust.
  ☆15Updated last week
• saleh1204 / sis
  Logic Synthesis System from UC Berkeley (Unofficial Distribution)
  ☆15Updated 5 years ago
• amahzoon / genmul
  ☆14Updated 3 years ago
• Yu-Maryland / MapTune
  MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…
  ☆15Updated last month
• hkust-zhiyao / AssertLLM
  Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs
  ☆20Updated 2 weeks ago
• Entropy-xcy / sns
  ☆11Updated 2 years ago
• gpt4rtl / AutoSVA2
  ☆12Updated 11 months ago
• icgrp / hipr
  ☆11Updated last year
• ehw-fit / ariths-gen
  Generator of arithmetic circuits (multipliers, adders) and approximate circuits
  ☆28Updated last month
• cure-lab / DeepGate2
  ☆14Updated last year
• Moorvan / ChiselFV
  A Formal Verification Framework for Chisel
  ☆17Updated 7 months ago
• upscale-project / generic-sqed-demo
  ☆11Updated 3 years ago
• sterin / super-prove-build
  ☆11Updated 4 years ago
• hkust-zhiyao / MasterRTL
  MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design
  ☆35Updated last month
• Chenghao-Yang / awesome-ml4ls
  Awesome machine learning for logic synthesis
  ☆24Updated 2 years ago
• scale-lab / BACS
  Benchmarks for Approximate Circuit Synthesis
  ☆13Updated 4 years ago
• cornell-zhang / datuner
  DATuner Repository
  ☆17Updated 6 years ago
• ekiwi / open-source-formal-verification-for-chisel
  ☆12Updated 3 years ago
• Yu-Maryland / Gamora
  Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)
  ☆47Updated this week
• wincle626 / HLS_Legup
  ☆26Updated 7 years ago
• d-kfmnn / amulet2
  AMulet 2. - A better AIG Multiplier Examination Tool
  ☆20Updated 2 years ago
• PrincetonUniversity / IMDb-Archive
  ILA Model Database
  ☆20Updated 4 years ago
• hkust-zhiyao / RTL-Timer
  Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization
  ☆17Updated 4 months ago
• efeslab / hardware-bugbase
  ☆16Updated 5 months ago
• efeslab / asplos22-hardware-debugging-artifact
  ☆11Updated 5 months ago
• Yu-Maryland / Verilog-to-PyG
  ☆20Updated 6 months ago
• cornell-zhang / GraphLily
  A graph linear algebra overlay
  ☆49Updated last year