mohdomama / Quine-McCluskeyLinks
A Python/C++ implementation of Quine McCluskey(Tabulation) method.
☆12Updated 7 years ago
Alternatives and similar repositories for Quine-McCluskey
Users that are interested in Quine-McCluskey are comparing it to the libraries listed below
Sorting:
- Control Logic Synthesis: Drawing the Rest of the OWL☆13Updated last year
- Arithmetic multiplier benchmarks☆11Updated 7 years ago
- GOMIL: Global Optimization of Multiplier by Integer Linear Programming☆13Updated 4 years ago
- ☆12Updated 2 years ago
- ☆17Updated 4 years ago
- AMulet 2. - A better AIG Multiplier Examination Tool☆26Updated 2 years ago
- Random Generator of Btor2 Files☆10Updated 2 years ago
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆36Updated last year
- Logic Synthesis System from UC Berkeley (Unofficial Distribution)☆15Updated 6 years ago
- Cell Layout Generation for DTCO/STCO Exploration Toolkit☆18Updated 4 months ago
- ☆10Updated 3 years ago
- LLM Evaluation Benchmark on Hardware Formal Verification☆30Updated 5 months ago
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆31Updated last year
- ☆19Updated last year
- ☆16Updated last month
- ANSI-C benchmarks generated from Verilog RTL circuits with safety assertions. Used for Formal Property Verification.☆16Updated 6 years ago
- ☆16Updated 2 years ago
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆22Updated 5 months ago
- Collection for submission (Hardware Model Checking Benchmark)☆10Updated 11 months ago
- The release for paper "Scalable and Effective Arithmetic Tree Generation for Adder and Multiplier Designs"☆14Updated 11 months ago
- ☆14Updated 7 years ago
- FPGA 2025 SAT Accel: A modern SAT Solver on FPGA Repository☆13Updated 6 months ago
- PyCaliper is Python-based tooling infrastructure that allows the verification and synthesis of specifications (properties) for RTL (e.g.,…☆22Updated 3 months ago
- ☆13Updated 4 years ago
- BTOR2 MLIR project☆26Updated last year
- C++ implementation of FRAIGs. Won the 1st place in 2018 Cadence-sponsored contest in NTU DSnP.☆10Updated 4 years ago
- SATZilla SAT feature extraction tool☆11Updated last year
- ☆11Updated 2 months ago
- Benchmarks for Approximate Circuit Synthesis☆17Updated 5 years ago
- Python version of tools to work with AIG formatted files☆12Updated 4 months ago