mohdomama / Quine-McCluskey
A Python/C++ implementation of Quine McCluskey(Tabulation) method.
☆12Updated 6 years ago
Alternatives and similar repositories for Quine-McCluskey
Users that are interested in Quine-McCluskey are comparing it to the libraries listed below
Sorting:
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆30Updated 10 months ago
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆18Updated last month
- ☆16Updated 4 years ago
- ☆12Updated 2 years ago
- Logic Synthesis System from UC Berkeley (Unofficial Distribution)☆15Updated 5 years ago
- ☆10Updated 5 years ago
- GOMIL: Global Optimization of Multiplier by Integer Linear Programming☆13Updated 3 years ago
- Control Logic Synthesis: Drawing the Rest of the OWL☆10Updated 11 months ago
- ☆15Updated 2 years ago
- Random Generator of Btor2 Files☆10Updated last year
- ☆25Updated last year
- Collection for submission (Hardware Model Checking Benchmark)☆9Updated 6 months ago
- ☆15Updated last year
- C++ implementation of FRAIGs. Won the 1st place in 2018 Cadence-sponsored contest in NTU DSnP.☆10Updated 4 years ago
- A fork of the Kissat SAT solver with additional features. Supports incremental solving.☆14Updated 2 years ago
- This is a python repo for flattening Verilog☆16Updated this week
- ICCAD'23 Best Paper Award candidate: Robust GNN-based Representation Learning for HLS☆19Updated 11 months ago
- The release for paper "Scalable and Effective Arithmetic Tree Generation for Adder and Multiplier Designs"☆13Updated 7 months ago
- PyCaliper is Python-based tooling infrastructure that allows the verification and synthesis of specifications (properties) for RTL (e.g.,…☆22Updated 4 months ago
- ☆14Updated 3 months ago
- CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design (ICLR'25)☆12Updated last month
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆29Updated 6 months ago
- AMulet 2. - A better AIG Multiplier Examination Tool☆25Updated 2 years ago
- ☆15Updated 2 years ago
- A synthesis flow for hybrid processing-in-RRAM modes☆12Updated 3 years ago
- HLSFactory: A Framework Empowering High-Level Synthesis Datasets for Machine Learning and Beyond☆35Updated 3 weeks ago
- Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization☆25Updated 10 months ago
- Research paper based on or related to ABC.☆40Updated 2 weeks ago
- A Formal Verification Framework for Chisel☆18Updated last year
- FPGA 2025 SAT Accel: A modern SAT Solver on FPGA Repository☆11Updated 2 months ago