mohdomama / Quine-McCluskeyLinks
A Python/C++ implementation of Quine McCluskey(Tabulation) method.
☆12Updated 7 years ago
Alternatives and similar repositories for Quine-McCluskey
Users that are interested in Quine-McCluskey are comparing it to the libraries listed below
Sorting:
- Control Logic Synthesis: Drawing the Rest of the OWL☆13Updated last year
- GOMIL: Global Optimization of Multiplier by Integer Linear Programming☆13Updated 4 years ago
- ☆18Updated 4 years ago
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆36Updated last year
- Arithmetic multiplier benchmarks☆11Updated 7 years ago
- Cell Layout Generation for DTCO/STCO Exploration Toolkit☆21Updated 4 months ago
- AMulet 2. - A better AIG Multiplier Examination Tool☆26Updated 2 years ago
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆22Updated 6 months ago
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆32Updated last year
- ☆12Updated 2 years ago
- Logic Synthesis System from UC Berkeley (Unofficial Distribution)☆15Updated 6 years ago
- The release for paper "Scalable and Effective Arithmetic Tree Generation for Adder and Multiplier Designs"☆14Updated last year
- FPGA 2025 SAT Accel: A modern SAT Solver on FPGA Repository☆13Updated 7 months ago
- ☆10Updated 4 years ago
- LLM Evaluation Benchmark on Hardware Formal Verification☆30Updated 6 months ago
- Random Generator of Btor2 Files☆10Updated 2 years ago
- ☆16Updated 2 years ago
- ☆16Updated 2 months ago
- PyCaliper is Python-based tooling infrastructure that allows the verification and synthesis of specifications (properties) for RTL (e.g.,…☆22Updated 4 months ago
- ANSI-C benchmarks generated from Verilog RTL circuits with safety assertions. Used for Formal Property Verification.☆17Updated 6 years ago
- Collection for submission (Hardware Model Checking Benchmark)☆10Updated 11 months ago
- ☆19Updated 2 years ago
- Integer Multiplier Generator for Verilog☆23Updated 3 months ago
- ☆15Updated 2 years ago
- ☆19Updated last year
- A Formal Verification Framework for Chisel☆18Updated last year
- ☆40Updated last year
- A high-efficiency hybrid solving CEC algorithm☆13Updated 2 years ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆52Updated 9 months ago
- ☆11Updated 3 months ago