A Python/C++ implementation of Quine McCluskey(Tabulation) method.
☆12Aug 31, 2018Updated 7 years ago
Alternatives and similar repositories for Quine-McCluskey
Users that are interested in Quine-McCluskey are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Random Generator of Btor2 Files☆10Sep 2, 2023Updated 2 years ago
- ☆14Jan 3, 2018Updated 8 years ago
- A fork of the Kissat SAT solver with additional features. Supports incremental solving.☆17Aug 13, 2022Updated 3 years ago
- Logic Synthesis System from UC Berkeley (Unofficial Distribution)☆15Jun 4, 2019Updated 7 years ago
- Automatic generation of architecture-level models for hardware from its RTL design.☆16Apr 12, 2023Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆13Jan 20, 2023Updated 3 years ago
- Collection for submission (Hardware Model Checking Benchmark)☆13Nov 9, 2025Updated 8 months ago
- Help people understand the ZKP mooc course of Berkeley☆14Feb 10, 2023Updated 3 years ago
- easter egg is a flexible, high-performance e-graph library with support of multiple additional assumptions at once☆13Mar 27, 2025Updated last year
- AMulet 2. - A better AIG Multiplier Examination Tool☆30Dec 23, 2025Updated 6 months ago
- Arithmetic multiplier benchmarks☆12Nov 13, 2017Updated 8 years ago
- Tools for manipulating CHC and related files☆15Apr 21, 2023Updated 3 years ago
- FPGA synthesis tool powered by equality saturation and program synthesis.☆14Jan 9, 2026Updated 6 months ago
- ILAng documentation☆10Nov 2, 2025Updated 8 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Control Logic Synthesis: Drawing the Rest of the OWL☆13Jun 17, 2024Updated 2 years ago
- Collection of utlities for writing parsers. Includes a fast DIMACS CNF parser.☆15Nov 19, 2024Updated last year
- BTOR2 MLIR project☆26Jan 17, 2024Updated 2 years ago
- ☆19Dec 21, 2020Updated 5 years ago
- ☆15Jun 18, 2023Updated 3 years ago
- GOMIL: Global Optimization of Multiplier by Integer Linear Programming☆13Aug 25, 2021Updated 4 years ago
- Cell Layout Generation for DTCO/STCO Exploration Toolkit☆26May 24, 2025Updated last year
- This repository integrates gem5 with Ramulator2, allowing gem5 to use Ramulator2 as its DRAM memory model. With the provided materials an…☆14Jun 7, 2025Updated last year
- ASIC Design kit for Skywater 130 for use with mflowgen☆15Mar 12, 2023Updated 3 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- SATZilla SAT feature extraction tool☆15Mar 23, 2026Updated 3 months ago
- A generic parser and tool package for the BTOR2 format.☆49Sep 18, 2025Updated 9 months ago
- ☆18Nov 9, 2022Updated 3 years ago
- Reed Solomon Decoder (204,188)☆13Jul 17, 2014Updated 11 years ago
- DRAM error-correction code (ECC) simulator incorporating statistical error properties and DRAM design characteristics for inferring pre-c…☆10Dec 7, 2023Updated 2 years ago
- ☆18Jul 12, 2024Updated last year
- ☆20Dec 29, 2014Updated 11 years ago
- ☆19Nov 21, 2019Updated 6 years ago
- ☆17May 29, 2026Updated last month
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- ☆14Mar 25, 2023Updated 3 years ago
- Converting Boolean expressions to CMOS Circuits☆11Oct 6, 2020Updated 5 years ago
- SMT-based Simultaneous Place-&-Route for Standard Cell Synthesis for PROBE 2.0☆19Jul 22, 2020Updated 5 years ago
- Code for the paper "LLM Meets Bounded Model Checking: Neuro-symbolic Loop Invariant Inference" at ASE 2024☆30Sep 3, 2024Updated last year
- IC3PO: IC3 for Proving Protocol Properties☆28Sep 10, 2024Updated last year
- ☆24Sep 10, 2025Updated 9 months ago
- Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization☆43May 29, 2025Updated last year