oshears / SNN-FPGA-Implementation
☆12Updated 3 years ago
Related projects: ⓘ
- CORDIC-SNN, followed with "Unsupervised learning of digital recognition using STDP" published in 2015, frontiers☆19Updated 4 years ago
- The CyNAPSE Neuromorphic Accelerator: A Digital Spiking neural network accelerator written in fully synthesizable verilog HDL☆30Updated 4 years ago
- A Spiking Neuron Network Project in Verilog Implementation☆16Updated 6 years ago
- HedgeHog Fused Spiking Neural Network Emulator/Compute Engine is a hardware implementation of a SNN designed for implementation in Xilinx…☆50Updated last year
- Spiking Neural Network RTL Implementation☆41Updated 3 years ago
- A repository FPGA-friendly SNN models☆27Updated 3 years ago
- ☆16Updated 3 years ago
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆28Updated 5 years ago
- tinyODIN digital spiking neural network (SNN) processor - HDL source code and documentation.☆34Updated last year
- FPGA acceleration of a Spike-Timing-Dependent Plasticity learning algorithm for Spiking Neural Networks☆33Updated 4 years ago
- [FPL 2021] SyncNN: Evaluating and Accelerating Spiking Neural Networks on FPGAs.☆50Updated 3 years ago
- A three-layer LIF neuron SNN accelerator. The first layer is the input layer and has 784 neurons, that receive the encoded spikes. The se…☆9Updated last year
- Spiking Neural Network Accelerator☆12Updated 2 years ago
- This is the RTL implementation of Shenjing, a low power neuromorphic computing accelerator☆14Updated 4 years ago
- Framework for radix encoded SNN on FPGA☆11Updated 2 years ago
- ☆12Updated this week
- tpu-systolic-array-weight-stationary☆17Updated 3 years ago
- ODIN online-learning digital spiking neural network (SNN) processor - HDL source code and documentation.☆152Updated 5 years ago
- This project aims to develop a novel neuromorphic NoC architecture based on RISC-V ISA to support spiking neural network applications, an…☆12Updated 10 months ago
- SystemVerilog files for lab project on a DNN hardware accelerator☆10Updated 3 years ago
- CNN hardware accelerator to accelerate quantized LeNet-5 model☆17Updated 11 months ago
- ReckOn: A Spiking RNN Processor Enabling On-Chip Learning over Second-Long Timescales - HDL source code and documentation.☆71Updated 2 years ago
- verilog实现TPU中的脉动阵列计算卷积的module☆66Updated 2 years ago
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆9Updated 3 years ago
- Systolic matrix multiplication kernel implemented on Xilinx PYNQ FPGA board☆9Updated 4 years ago
- IEEE Transactions on Circuits and Systems I: Efficient FPGA Implementations of Pair and Triplet-based STDP for Neuromorphic Architectures☆22Updated 5 years ago
- eyeriss-chisel3☆35Updated 2 years ago
- ☆21Updated 2 years ago
- Benchmark framework of compute-in-memory based accelerators for deep neural network (on-chip training chip focused)☆44Updated 3 years ago
- ☆39Updated 7 months ago