oshears / SNN-FPGA-Implementation
☆17Updated 4 years ago
Alternatives and similar repositories for SNN-FPGA-Implementation:
Users that are interested in SNN-FPGA-Implementation are comparing it to the libraries listed below
- CORDIC-SNN, followed with "Unsupervised learning of digital recognition using STDP" published in 2015, frontiers☆23Updated 5 years ago
- The CyNAPSE Neuromorphic Accelerator: A Digital Spiking neural network accelerator written in fully synthesizable verilog HDL☆33Updated 5 years ago
- ☆17Updated 4 years ago
- Hardware implementation of Spiking Neural Network on a PYNQ-Z1 board☆36Updated 5 years ago
- A nest brain simulator based on FPGA(LIF NEURON)☆14Updated 3 years ago
- Framework for radix encoded SNN on FPGA☆12Updated 3 years ago
- Spiking Neural Network RTL Implementation☆55Updated 3 years ago
- [FPL 2021] SyncNN: Evaluating and Accelerating Spiking Neural Networks on FPGAs.☆55Updated 3 years ago
- A repository FPGA-friendly SNN models☆32Updated 4 years ago
- A Spiking Neuron Network Project in Verilog Implementation☆21Updated 7 years ago
- FPGA acceleration of a Spike-Timing-Dependent Plasticity learning algorithm for Spiking Neural Networks☆35Updated 4 years ago
- HedgeHog Fused Spiking Neural Network Emulator/Compute Engine is a hardware implementation of a SNN designed for implementation in Xilinx…☆58Updated last month
- A three-layer LIF neuron SNN accelerator. The first layer is the input layer and has 784 neurons, that receive the encoded spikes. The se…☆11Updated last year
- tinyODIN digital spiking neural network (SNN) processor - HDL source code and documentation.☆55Updated 2 years ago
- This project aims to develop a novel neuromorphic NoC architecture based on RISC-V ISA to support spiking neural network applications, an…☆21Updated last year
- Spiking neural network implementation using Verilog with LIF (Leaky Integrate-and-Fire) neurons☆15Updated 4 years ago
- Spiking neural network for Zynq devices with Vivado HLS☆33Updated 7 years ago
- IEEE Transactions on Circuits and Systems I: Efficient FPGA Implementations of Pair and Triplet-based STDP for Neuromorphic Architectures☆26Updated 5 years ago
- A Custom RISC-V Instruction Extension for SNN and CNN Computation☆13Updated 7 months ago
- Code for the ISCAS23 paper "The Hardware Impact of Quantization and Pruning for Weights in Spiking Neural Networks"☆11Updated last year
- Spiking Neural Network Accelerator☆15Updated 2 years ago
- I will share some useful or interesting papers about neuromorphic processor☆24Updated 2 months ago
- ☆16Updated 11 months ago
- This is the RTL implementation of Shenjing, a low power neuromorphic computing accelerator☆17Updated 5 years ago
- Hardware and software implementation of Sparsely-active SNNs☆13Updated 3 months ago
- FPGA Design of a Spiking Neural Network.☆38Updated 11 months ago
- ☆24Updated 2 years ago
- ReckOn: A Spiking RNN Processor Enabling On-Chip Learning over Second-Long Timescales - HDL source code and documentation.☆84Updated 3 years ago
- FPGA implement of 8x8 weight stationary systolic array DNN accelerator☆11Updated 4 years ago
- (Verilog) A simple convolution layer implementation with systolic array structure☆12Updated 2 years ago