haiguanl / GlobalRoutingProblemGenerator
Benchmark Generator for Global Routing
☆12Updated 5 years ago
Alternatives and similar repositories for GlobalRoutingProblemGenerator:
Users that are interested in GlobalRoutingProblemGenerator are comparing it to the libraries listed below
- Analog Placement Quality Prediction☆20Updated last year
- BoxRouter2.0 is a new global router for ultimate routability. It is inspired by BoxRouter [1], but can perform multi-layer routing with 2…☆20Updated 6 years ago
- REST, a reinforcement learning framework for constructing rectilinear Steiner Minimum tree (RSMT)☆54Updated 2 years ago
- DATC RDF☆49Updated 4 years ago
- Global Router Built for ICCAD Contest 2019☆30Updated 4 years ago
- the awesome work, project and lab of EDA (Electronic Design Automation). continue update...☆21Updated 5 months ago
- DATC Robust Design Flow.☆37Updated 5 years ago
- ☆29Updated last year
- This GitHub repo is for the OpenROAD and CircuitOps Tutorial at ASP-DAC 2024☆34Updated last week
- awesome-Analog-IC-Design-Automation☆30Updated last year
- Simple Python interface for ABC☆24Updated last year
- MLCAD 2020: Reinforcement for logic optimization sequence exploration☆28Updated 4 years ago
- GPU-based logic synthesis tool☆79Updated 6 months ago
- VLSI EDA Global Router☆71Updated 7 years ago
- ☆15Updated 3 years ago
- Awesome machine learning for logic synthesis☆25Updated 2 years ago
- This is an official implementation for "DeepGate: Learning Neural Representations of Logic Gates".☆20Updated last year
- ☆51Updated 3 years ago
- ☆28Updated 3 years ago
- A parallel global router using the Galois framework☆27Updated last year
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆66Updated 5 months ago
- IronMan+alpha: Graph Neural Network and Reinforcement Learning in High-Level Synthesis☆24Updated 2 years ago
- SAGERoute: Synergistic Analog Routing Considering Geometric and Electrical Constraints with Manual Design Compatibility (DATE2023)☆20Updated last year
- Artificial Netlist Generator☆36Updated 10 months ago
- Reimplementation of the VLSI placement algorithm: ePlace and ePlace-MS☆26Updated 2 months ago
- GPU-Accelerated Global Router☆12Updated 2 months ago
- ☆26Updated 4 years ago
- Routing Visualization for Physical Design☆18Updated 6 years ago
- Steiner Shallow-Light Tree for VLSI Routing☆48Updated 6 months ago
- ☆68Updated last month