haiguanl / GlobalRoutingProblemGeneratorLinks
Benchmark Generator for Global Routing
☆12Updated 5 years ago
Alternatives and similar repositories for GlobalRoutingProblemGenerator
Users that are interested in GlobalRoutingProblemGenerator are comparing it to the libraries listed below
Sorting:
- Analog Placement Quality Prediction☆21Updated 2 years ago
- BoxRouter2.0 is a new global router for ultimate routability. It is inspired by BoxRouter [1], but can perform multi-layer routing with 2…☆21Updated 6 years ago
- This GitHub repo is for the OpenROAD and CircuitOps Tutorial at ASP-DAC 2024☆50Updated 5 months ago
- Global Router Built for ICCAD Contest 2019☆31Updated 5 years ago
- REST, a reinforcement learning framework for constructing rectilinear Steiner Minimum tree (RSMT)☆55Updated 3 years ago
- DATC RDF☆50Updated 4 years ago
- the awesome work, project and lab of EDA (Electronic Design Automation). continue update...☆23Updated 9 months ago
- ☆16Updated 4 years ago
- Analog IC symmetry extraction benchmark of AncstrGNN☆10Updated 10 months ago
- Awesome machine learning for logic synthesis☆28Updated 2 years ago
- Circuit release of the MAGICAL project☆34Updated 5 years ago
- Layout Symmetry Annotation for Analog Circuits with GraphNeural Networks☆14Updated 2 years ago
- Timing prediction dataset download and instructions.☆15Updated 2 years ago
- VLSI EDA Global Router☆73Updated 7 years ago
- DATC Robust Design Flow.☆37Updated 5 years ago
- ☆29Updated last year
- The release for paper "Scalable and Effective Arithmetic Tree Generation for Adder and Multiplier Designs"☆13Updated 8 months ago
- Routing Visualization for Physical Design☆19Updated 6 years ago
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆76Updated 10 months ago
- ☆56Updated 4 years ago
- Incremental Timing-Driven Placement, problem C of ICCAD contest 2015☆13Updated 7 years ago
- ☆15Updated last year
- This is an official implementation for "DeepGate: Learning Neural Representations of Logic Gates".☆22Updated last year
- ☆22Updated 4 years ago
- This is the implementation of the Parallel Simulated Annealing with Constraints (PARSAC) algorithm☆12Updated 2 weeks ago
- Analog and mixed-signal automatic placer☆11Updated 2 years ago
- MLCAD 2020: Reinforcement for logic optimization sequence exploration☆28Updated 4 years ago
- SMT-based Simultaneous Place-&-Route for Standard Cell Synthesis for PROBE 2.0☆18Updated 4 years ago
- Optimal gate sizing of digital circuits using geometric programming☆11Updated 8 years ago
- Artificial Netlist Generator☆39Updated last year