haiguanl / GlobalRoutingProblemGeneratorLinks
Benchmark Generator for Global Routing
☆12Updated 6 years ago
Alternatives and similar repositories for GlobalRoutingProblemGenerator
Users that are interested in GlobalRoutingProblemGenerator are comparing it to the libraries listed below
Sorting:
- This is the implementation of the Parallel Simulated Annealing with Constraints (PARSAC) algorithm☆15Updated last month
- DATC RDF☆50Updated 5 years ago
- REST, a reinforcement learning framework for constructing rectilinear Steiner Minimum tree (RSMT)☆57Updated 3 years ago
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆135Updated 2 years ago
- ☆30Updated last year
- Global Router Built for ICCAD Contest 2019☆32Updated 5 years ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆137Updated 2 years ago
- DATC Robust Design Flow.☆36Updated 5 years ago
- MLCAD 2020: Reinforcement for logic optimization sequence exploration☆28Updated 4 years ago
- VLSI EDA Global Router☆75Updated 7 years ago
- BoxRouter2.0 is a new global router for ultimate routability. It is inspired by BoxRouter [1], but can perform multi-layer routing with 2…☆21Updated 6 years ago
- Analog Placement Quality Prediction☆23Updated 2 years ago
- Awesome machine learning for logic synthesis☆29Updated 2 years ago
- Official open source repository for "A Timing Engine Inspired Graph Neural Network Model for Pre-Routing Slack Prediction" (DAC 2022)☆76Updated 11 months ago
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆133Updated last month
- SMT-based Simultaneous Place-&-Route for Standard Cell Synthesis for PROBE 2.0☆18Updated 5 years ago
- ☆31Updated 3 years ago
- ☆57Updated 4 years ago
- This is an official implementation for "DeepGate: Learning Neural Representations of Logic Gates".☆22Updated 2 years ago
- ☆16Updated last year
- This GitHub repo is for the OpenROAD and CircuitOps Tutorial at ASP-DAC 2024☆52Updated 6 months ago
- Analog IC symmetry extraction benchmark of AncstrGNN☆10Updated 11 months ago
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆21Updated 4 months ago
- ☆16Updated 5 years ago
- Optimal gate sizing of digital circuits using geometric programming☆11Updated 8 years ago
- DRiLLS: Deep Reinforcement Learning for Logic Synthesis Optimization (ASPDAC'20)☆114Updated 2 years ago
- GPU-based logic synthesis tool☆86Updated last month
- ☆74Updated last month
- Routing Visualization for Physical Design☆19Updated 6 years ago
- UCSD Detailed Router☆90Updated 4 years ago