Benchmark Generator for Global Routing
☆13Jul 18, 2019Updated 6 years ago
Alternatives and similar repositories for GlobalRoutingProblemGenerator
Users that are interested in GlobalRoutingProblemGenerator are comparing it to the libraries listed below
Sorting:
- Applying Deep Q-learning for Global Routing☆130Sep 15, 2020Updated 5 years ago
- the awesome work, project and lab of EDA (Electronic Design Automation). continue update...☆26Aug 29, 2024Updated last year
- Analog IC symmetry extraction benchmark of AncstrGNN☆10Aug 19, 2024Updated last year
- BoxRouter2.0 is a new global router for ultimate routability. It is inspired by BoxRouter [1], but can perform multi-layer routing with 2…☆21Dec 20, 2018Updated 7 years ago
- Global Router Built for ICCAD Contest 2019☆34Mar 20, 2020Updated 6 years ago
- ☆11Feb 1, 2022Updated 4 years ago
- Training a deep FCN network in PyTorch to route circuit layouts☆67Dec 7, 2022Updated 3 years ago
- nthu-route 2.11☆14Aug 5, 2019Updated 6 years ago
- The implementation of paper "Certified Robustness of Graph Convolution Networks for Graph Classification under Topological Attacks"☆13Jun 17, 2021Updated 4 years ago
- Courseworks of CS6165 VLSI Physical Design Automation, NTHU.☆49Jan 23, 2021Updated 5 years ago
- LLM-Enhanced Bayesian Optimization for Efficient Analog Constraint Generation☆30Oct 28, 2024Updated last year
- Flute3 is an open-source rectilinear Steiner minimum tree heuristic from Iowa State, with UFRGS improvements☆28Dec 16, 2020Updated 5 years ago
- SAGERoute: Synergistic Analog Routing Considering Geometric and Electrical Constraints with Manual Design Compatibility (DATE2023)☆28Apr 8, 2023Updated 2 years ago
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆142Mar 20, 2023Updated 3 years ago
- This library contains rectilinear spanning graph construction, finding minimum spanning tree and an implementation of binary search tree☆10Aug 22, 2015Updated 10 years ago
- EDA Analytics Central☆17Dec 8, 2022Updated 3 years ago
- BAG2 workspace for fake PDK (cds_ff_mpt)☆60May 20, 2020Updated 5 years ago
- Pathfinder routing algorithm practice☆15May 2, 2017Updated 8 years ago
- ☆10Dec 12, 2023Updated 2 years ago
- Semiconductor device model, including intermediate band materials and self-consistent optics.☆19Jan 29, 2022Updated 4 years ago
- RL environment for detailed routing.☆46Feb 3, 2025Updated last year
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆59Aug 10, 2020Updated 5 years ago
- ☆18Jun 17, 2020Updated 5 years ago
- Implementations of DeepPlace, PRNet, HubRouter, PreRoutGNN, FlexPlanner and DSBRouter.☆298Nov 23, 2025Updated 3 months ago
- ☆33Dec 16, 2021Updated 4 years ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆143Feb 27, 2023Updated 3 years ago
- SMT-based Simultaneous Place-&-Route for Standard Cell Synthesis for PROBE 2.0☆19Jul 22, 2020Updated 5 years ago
- A project to perform the VLSI Physical Design Flow steps of partitioning, floorplan, placement and routing.☆13Jun 9, 2021Updated 4 years ago
- ☆33Jan 24, 2020Updated 6 years ago
- Deep Reinforcement Learning of Analog Circuit Designs☆133Jun 12, 2023Updated 2 years ago
- Made for a reading group at the Center for Safe AGI.☆12Feb 23, 2026Updated 3 weeks ago
- Circuit release of the MAGICAL project☆40Jan 10, 2020Updated 6 years ago
- Paper collection of reinforcement learning based combinatorial optimization☆55Mar 14, 2021Updated 5 years ago
- This repository contains a detailed description of how to generate parameterized cells using GDSFactory-based layout automation tool GLay…☆13Oct 14, 2024Updated last year
- Code for "Understanding Metastability in SAR ADCs: Part II: Asynchronous"☆11Apr 19, 2022Updated 3 years ago
- A C++ Toolkit for Encoding Pseudo-Boolean Constraints into CNF☆22Jul 18, 2024Updated last year
- Optimal gate sizing of digital circuits using geometric programming☆11Aug 18, 2016Updated 9 years ago
- ☆19Apr 2, 2024Updated last year
- An approach for Circuit Synthesis using Dataset Threshold queries.☆14May 28, 2023Updated 2 years ago