haiguanl / GlobalRoutingProblemGeneratorLinks
Benchmark Generator for Global Routing
☆12Updated 6 years ago
Alternatives and similar repositories for GlobalRoutingProblemGenerator
Users that are interested in GlobalRoutingProblemGenerator are comparing it to the libraries listed below
Sorting:
- Awesome machine learning for logic synthesis☆29Updated 3 years ago
- REST, a reinforcement learning framework for constructing rectilinear Steiner Minimum tree (RSMT)☆58Updated 3 years ago
- DATC RDF☆50Updated 5 years ago
- Dr. CU, VLSI Detailed Routing Tool Developed by CUHK☆140Updated 2 years ago
- DATC Robust Design Flow.☆36Updated 5 years ago
- MLCAD 2020: Reinforcement for logic optimization sequence exploration☆28Updated 5 years ago
- This is an official implementation for "DeepGate: Learning Neural Representations of Logic Gates".☆24Updated 2 years ago
- Optimal gate sizing of digital circuits using geometric programming☆11Updated 9 years ago
- ☆17Updated 5 years ago
- Global Router Built for ICCAD Contest 2019☆33Updated 5 years ago
- DRiLLS: Deep Reinforcement Learning for Logic Synthesis Optimization (ASPDAC'20)☆115Updated 2 years ago
- CUGR, VLSI Global Routing Tool Developed by CUHK☆140Updated 2 years ago
- ☆31Updated 2 years ago
- Routing Visualization for Physical Design☆19Updated 6 years ago
- Steiner Shallow-Light Tree for VLSI Routing☆58Updated last year
- GPU-based logic synthesis tool☆97Updated 2 weeks ago
- Benchmarks for Approximate Circuit Synthesis☆17Updated 5 years ago
- BoxRouter2.0 is a new global router for ultimate routability. It is inspired by BoxRouter [1], but can perform multi-layer routing with 2…☆21Updated 6 years ago
- This GitHub repo is for the OpenROAD and CircuitOps Tutorial at ASP-DAC 2024☆52Updated 10 months ago
- This is the implementation of the Parallel Simulated Annealing with Constraints (PARSAC) algorithm☆18Updated 6 months ago
- The release for paper "Scalable and Effective Arithmetic Tree Generation for Adder and Multiplier Designs"☆13Updated last year
- VLSI EDA Global Router☆77Updated 7 years ago
- ☆58Updated 4 years ago
- Simple Python interface for ABC☆26Updated 2 years ago
- ☆31Updated 3 years ago
- UCSD Detailed Router☆94Updated 4 years ago
- ☆77Updated 6 months ago
- SMT-based Simultaneous Place-&-Route for Standard Cell Synthesis for PROBE 2.0☆18Updated 5 years ago
- LEF/DEF-based port of Iowa State's open-source FastRoute 4.1☆58Updated 5 years ago
- Analog Placement Quality Prediction☆25Updated 2 years ago