CODA-Team / TaiWeiView external linksLinks
Taiwei-3D-Flow
☆31Updated this week
Alternatives and similar repositories for TaiWei
Users that are interested in TaiWei are comparing it to the libraries listed below
Sorting:
- nscscc2024，HPU河南理工大学参赛作品，两仪处理器☆11Aug 24, 2024Updated last year
- ☆11Dec 23, 2025Updated last month
- 无刷电机驱动 程序+电路板 FOC for BLDC motor, code and PCB project☆14Jan 27, 2024Updated 2 years ago
- This github repository summarizes relevant papers for shift left techniques in electronic design automation (EDA).☆30Sep 19, 2025Updated 4 months ago
- 本项目已被合并至官方Chiplab中☆13Jan 13, 2025Updated last year
- This is an IDE for YSYX_NPC debuging☆12Dec 10, 2024Updated last year
- ☆42Dec 5, 2025Updated 2 months ago
- A riscv emulator.☆19Feb 5, 2024Updated 2 years ago
- Mirror of https://gitee.com/loongson-edu/open-la500.git☆24Jan 2, 2025Updated last year
- 顺序单/双发射LA32R处理器 (龙芯杯2024) A LA32R CPU in chisel☆25Jan 25, 2026Updated 2 weeks ago
- A eDSL framework based on Scala and MLIR, focusing on the Hardware design.☆65Feb 4, 2026Updated last week
- 适用于龙芯杯团队赛入门选手的应急cache模块☆30Mar 13, 2024Updated last year
- 关于移植模型至gemmini的文档☆32May 4, 2022Updated 3 years ago
- ☆32Dec 16, 2021Updated 4 years ago
- A 32-bit RISC-V SoC on FPGA that supports RT-Thread.☆29Oct 3, 2023Updated 2 years ago
- SUSTech CS202 (Computer Organization) Project, with CPU hardware implemented in Chisel(Scala) and software cross-compiled from Rust.☆34Jun 16, 2023Updated 2 years ago
- ☆19Feb 2, 2026Updated last week
- ☆24Feb 6, 2026Updated last week
- Nix flake for more up-to-date versions of EDA tools☆17Updated this week
- GPT-5 and Opus 4.1 implementations of one-shot coding examples☆17Feb 6, 2026Updated last week
- 指纹识别测温系统物联网Web项目☆10Apr 23, 2023Updated 2 years ago
- 【2023全国大学生FPGA 创新设计竞赛】全国二等奖作品：Cortex-M0智能飞机大战游戏机 开源项目☆21Jul 13, 2024Updated last year
- RiscV based SOC with 2D and 3D graphics acceleration for Tang Nano 20K☆43Apr 11, 2024Updated last year
- boss直聘爬虫，使用 nodejs 和 selenium 实现，可以指定职位，获取所有有记录的城市中该岗位信息。其中表格生成使用 ExcelJs，验证码识别借助第三方平台”图鉴“。☆12Mar 1, 2024Updated last year
- Example of Chisel3 Diplomacy☆11Feb 23, 2022Updated 3 years ago
- Scale-able EDA for FPGA, Verilog/Vivado/Quartus and more☆42Jul 28, 2024Updated last year
- Tiny Tapeout GDS Action (using OpenLane)☆16Nov 24, 2025Updated 2 months ago
- ☆12Sep 18, 2024Updated last year
- Generate Linux Perf event tables for Apple Silicon☆17Dec 16, 2025Updated last month
- Portable C standard library re-entrant hash table search functions.☆11Sep 2, 2021Updated 4 years ago
- A Flexible Cache Architectural Simulator☆16Sep 16, 2025Updated 4 months ago
- RISCV CPU implementation tutorial steps for Cologne Chip Gatemate E1, adopted from https://github.com/BrunoLevy/learn-fpga☆14Feb 26, 2025Updated 11 months ago
- RISC-V Zve32x, Zve32f, Zvfh Vector Coprocessor☆16Feb 2, 2026Updated last week
- Nix template for the chisel-based industrial designing flows.☆52Apr 23, 2025Updated 9 months ago
- iccad contest 2022 problem B☆16Sep 4, 2022Updated 3 years ago
- Porting FreeRTOS to a RISC-V based system on PYNQ-Z2☆11Dec 26, 2024Updated last year
- 2022龙芯杯个人赛三等奖作品☆14Oct 11, 2023Updated 2 years ago
- Self-contained RTL to GDS flow for simple chip designs☆49Jan 27, 2026Updated 2 weeks ago
- Vivado in GitLab-Runner for GitLab CI/CD☆10Oct 27, 2022Updated 3 years ago