laiyao1 / ArithTreeRLLinks
The release for paper "Scalable and Effective Arithmetic Tree Generation for Adder and Multiplier Designs"
☆14Updated last year
Alternatives and similar repositories for ArithTreeRL
Users that are interested in ArithTreeRL are comparing it to the libraries listed below
Sorting:
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆58Updated 5 months ago
- ☆20Updated 3 years ago
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆32Updated last year
- ☆41Updated last year
- This is an official implementation for "DeepGate: Learning Neural Representations of Logic Gates".☆24Updated 2 years ago
- GPU-based logic synthesis tool☆92Updated 2 months ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆53Updated 9 months ago
- GOMIL: Global Optimization of Multiplier by Integer Linear Programming☆13Updated 4 years ago
- Official implementation of paper "Open3DBench: Open-Source Benchmark for 3D-IC Backend Implementation and PPA Evaluation".☆65Updated 4 months ago
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆36Updated last year
- Benchmarks for Approximate Circuit Synthesis☆17Updated 5 years ago
- ☆31Updated 2 years ago
- Collection of digital hardware modules & projects (benchmarks)☆65Updated last week
- ☆54Updated 5 months ago
- ☆18Updated 4 years ago
- ☆77Updated 4 months ago
- ☆27Updated last year
- AutoCellLibX: Automated Standard Cell Library Extension Based on Pattern Mining☆17Updated 2 years ago
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆22Updated 6 months ago
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆38Updated last year
- Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization☆34Updated 5 months ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆105Updated last year
- ☆15Updated 2 years ago
- This is a repo to store circuit design datasets☆19Updated last year
- ☆16Updated 7 years ago
- Awesome machine learning for logic synthesis☆29Updated 3 years ago
- This is a python repo for flattening Verilog☆20Updated 5 months ago
- Simple Python interface for ABC☆25Updated 2 years ago
- CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design (ICLR'25)☆26Updated 6 months ago
- Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".☆54Updated 4 months ago