laiyao1 / ArithTreeRLLinks
The release for paper "Scalable and Effective Arithmetic Tree Generation for Adder and Multiplier Designs"
☆14Updated last year
Alternatives and similar repositories for ArithTreeRL
Users that are interested in ArithTreeRL are comparing it to the libraries listed below
Sorting:
- GPU-based logic synthesis tool☆90Updated last month
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆56Updated 4 months ago
- This is an official implementation for "DeepGate: Learning Neural Representations of Logic Gates".☆24Updated 2 years ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆50Updated 9 months ago
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆32Updated last year
- Benchmarks for Approximate Circuit Synthesis☆17Updated 5 years ago
- GOMIL: Global Optimization of Multiplier by Integer Linear Programming☆13Updated 4 years ago
- ☆38Updated last year
- ☆23Updated last year
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆36Updated last year
- Collection of digital hardware modules & projects (benchmarks)☆62Updated 3 weeks ago
- ☆19Updated 2 years ago
- ☆31Updated last year
- ☆54Updated 4 months ago
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆38Updated 11 months ago
- ☆77Updated 3 months ago
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆22Updated 5 months ago
- ☆25Updated last year
- ☆18Updated 4 years ago
- ☆15Updated 2 years ago
- CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design (ICLR'25)☆25Updated 5 months ago
- Simple Python interface for ABC☆23Updated 2 years ago
- This is a python repo for flattening Verilog☆19Updated 4 months ago
- DAC'22 paper: "Automated Accelerator Optimization Aided by Graph Neural Networks"☆40Updated 2 years ago
- This is a repo to store circuit design datasets☆18Updated last year
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆105Updated last year
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆139Updated 3 months ago
- AutoCellLibX: Automated Standard Cell Library Extension Based on Pattern Mining☆17Updated 2 years ago
- ☆29Updated last year
- Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".☆52Updated 3 months ago