laiyao1 / ArithTreeRLLinks
The release for paper "Scalable and Effective Arithmetic Tree Generation for Adder and Multiplier Designs"
☆13Updated 8 months ago
Alternatives and similar repositories for ArithTreeRL
Users that are interested in ArithTreeRL are comparing it to the libraries listed below
Sorting:
- ☆17Updated 2 years ago
- ☆24Updated last year
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆48Updated last week
- ☆29Updated last year
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆32Updated 10 months ago
- This is a python repo for flattening Verilog☆16Updated 3 weeks ago
- Simple Python interface for ABC☆23Updated 2 years ago
- ☆22Updated 11 months ago
- MLCAD 2020: Reinforcement for logic optimization sequence exploration☆28Updated 4 years ago
- Awesome machine learning for logic synthesis☆26Updated 2 years ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆50Updated 4 months ago
- This is an official implementation for "DeepGate: Learning Neural Representations of Logic Gates".☆21Updated last year
- Open-source RTL logic simulator with CUDA acceleration☆19Updated last week
- Collection of digital hardware modules & projects (benchmarks)☆59Updated 3 weeks ago
- AutoCellLibX: Automated Standard Cell Library Extension Based on Pattern Mining☆15Updated 2 years ago
- ☆15Updated 2 years ago
- Benchmarks for Approximate Circuit Synthesis☆16Updated 4 years ago
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆18Updated last month
- Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".☆44Updated 3 weeks ago
- The first version of TritonPart☆26Updated last year
- ALSRAC: Approximate Logic Synthesis by Resubstitution with Approximate Care Set☆19Updated 5 months ago
- GOMIL: Global Optimization of Multiplier by Integer Linear Programming☆13Updated 3 years ago
- ☆52Updated last week
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆30Updated 7 months ago
- GPU-based logic synthesis tool☆81Updated 10 months ago
- ☆28Updated last year
- ☆72Updated 5 months ago
- Official implementation of paper "Open3DBench: Open-Source Benchmark for 3D-IC Backend Implementation and PPA Evaluation".☆25Updated 2 weeks ago
- ☆16Updated 3 years ago
- Logic optimization and technology mapping tool.☆18Updated last year