[NeurIPS 2024 Spotlight] Scalable and Effective Arithmetic Tree Generation for Adder and Multiplier Designs
☆15Feb 22, 2026Updated last week
Alternatives and similar repositories for ArithTreeRL
Users that are interested in ArithTreeRL are comparing it to the libraries listed below
Sorting:
- GOMIL: Global Optimization of Multiplier by Integer Linear Programming☆13Aug 25, 2021Updated 4 years ago
- Using e-graphs for logic synthesis (ICCAD'25)☆32Updated this week
- ☆21Jun 23, 2024Updated last year
- GPU-based logic synthesis tool☆97Nov 27, 2025Updated 3 months ago
- Connecting bv_decide to SMTLIB.☆13Jan 5, 2026Updated last month
- Control Logic Synthesis: Drawing the Rest of the OWL☆13Jun 17, 2024Updated last year
- Arithmetic multiplier benchmarks☆12Nov 13, 2017Updated 8 years ago
- FPGA 2025 SAT Accel: A modern SAT Solver on FPGA Repository☆14Mar 13, 2025Updated 11 months ago
- Open-source AI acceleration on FPGA: from ONNX to RTL☆49Jan 5, 2026Updated last month
- Cell Layout Generation for DTCO/STCO Exploration Toolkit☆23May 24, 2025Updated 9 months ago
- [ICML 2023] ChiPFormer: Transferable Chip Placement via Offline Decision Transformer☆54Feb 22, 2026Updated last week
- LLM-Enhanced Bayesian Optimization for Efficient Analog Constraint Generation☆30Oct 28, 2024Updated last year
- An open-source Simulation Trace Format specification☆15Nov 12, 2025Updated 3 months ago
- Collection of utlities for writing parsers. Includes a fast DIMACS CNF parser.☆15Nov 19, 2024Updated last year
- This is the code for our paper "Reinforcement Learning within Tree Search for Fast Macro Placement".☆34Nov 13, 2024Updated last year
- Python version of tools to work with AIG formatted files☆12May 20, 2025Updated 9 months ago
- ☆17Jul 2, 2024Updated last year
- ☆28Mar 31, 2025Updated 11 months ago
- LLM4HWDesign Starting Toolkit☆19Oct 4, 2024Updated last year
- [NeurIPS 2022 Spotlight] MaskPlace: Fast Chip Placement via Reinforced Visual Representation Learning☆68Jan 5, 2026Updated last month
- A Python library for working with logic networks, synthesis, and optimization.☆74Feb 23, 2026Updated last week
- ☆18Aug 9, 2025Updated 6 months ago
- Egraphs Modulo Theories☆18Jun 10, 2025Updated 8 months ago
- ☆19Jan 2, 2026Updated 2 months ago
- Synthesize Verilog to Minecraft redstone☆21Nov 9, 2024Updated last year
- Official implementation of MacroRank: Ranking Macro Placement Solutions Leveraging Translation Equivariancy (ASP-DAC 2023)☆17Jun 3, 2023Updated 2 years ago
- [AAAI 2025 Oral] Analog Circuit Design via Training-Free Code Generation☆136Feb 22, 2026Updated last week
- A fast and certifying solver for quantified Boolean formulas.☆26Apr 29, 2025Updated 10 months ago
- ☆19Jul 12, 2024Updated last year
- ☆81Jan 5, 2026Updated last month
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆25Apr 9, 2025Updated 10 months ago
- OpenABC-D is a large-scale labeled dataset generated by synthesizing open source hardware IPs. This dataset can be used for various graph…☆144Jul 23, 2025Updated 7 months ago
- Xplace 3.0: An Extremely Fast, Extensible and Deterministic Placement Framework with Detailed-Routability and Timing Optimization☆156Jan 16, 2026Updated last month
- Applying Deep Q-learning for Global Routing☆130Sep 15, 2020Updated 5 years ago
- Integer Multiplier Generator for Verilog☆24Jul 4, 2025Updated 7 months ago
- Tiny verified SAT-solver☆30Jan 7, 2022Updated 4 years ago
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆58Jan 8, 2025Updated last year
- AMulet 2. - A better AIG Multiplier Examination Tool☆26Dec 23, 2025Updated 2 months ago
- CMake based hardware build system☆35Updated this week