laiyao1 / ArithTreeRLLinks
The release for paper "Scalable and Effective Arithmetic Tree Generation for Adder and Multiplier Designs"
☆13Updated 10 months ago
Alternatives and similar repositories for ArithTreeRL
Users that are interested in ArithTreeRL are comparing it to the libraries listed below
Sorting:
- ☆19Updated 2 years ago
- MasterRTL: A Pre-Synthesis PPA Estimation Framework for Any RTL Design☆51Updated 2 months ago
- GPU-based logic synthesis tool☆90Updated 2 weeks ago
- GOMIL: Global Optimization of Multiplier by Integer Linear Programming☆13Updated 4 years ago
- Benchmarks for Approximate Circuit Synthesis☆17Updated 5 years ago
- Hop-Wise Graph Attention for Scalable and Generalizable Learning on Circuits☆30Updated last year
- ☆36Updated last year
- MapTune: Advancing ASIC Technology Mapping via Reinforcement Learning Guided Library Tuning Mingju Liu, Daniel Robinson, Yingjie Li, Cunx…☆21Updated 4 months ago
- ☆24Updated last year
- Gamora: Graph Learning based Symbolic Reasoning for Large-Scale Boolean Networks (DAC'23)☆49Updated 7 months ago
- ☆17Updated 4 years ago
- ☆53Updated 2 months ago
- This is an official implementation for "DeepGate: Learning Neural Representations of Logic Gates".☆23Updated 2 years ago
- AutoCellLibX: Automated Standard Cell Library Extension Based on Pattern Mining☆15Updated 2 years ago
- ☆31Updated last year
- Collection of digital hardware modules & projects (benchmarks)☆59Updated last month
- This is a python repo for flattening Verilog☆19Updated 3 months ago
- E-Syn: E-Graph Rewriting with Technology-Aware Cost Functions for Logic Synthesis (DAC 2024)☆35Updated last year
- ☆22Updated last year
- ☆74Updated 2 months ago
- Official implementation of paper "Open3DBench: Open-Source Benchmark for 3D-IC Backend Implementation and PPA Evaluation".☆45Updated 2 months ago
- Generating Hardware Verification Assertions from Design Specifications via Multi-LLMs☆38Updated 9 months ago
- This is a repo to store circuit design datasets☆19Updated last year
- Awesome machine learning for logic synthesis☆29Updated 2 years ago
- CircuitFusion: Multimodal Circuit Representation Learning for Agile Chip Design (ICLR'25)☆23Updated 4 months ago
- ☆15Updated 2 years ago
- Annotating Slack Directly on Your Verilog: Fine-Grained RTL Timing Evaluation for Early Optimization☆31Updated 2 months ago
- AMF-Placer 2.0: An open-source timing-driven analytical mixed-size FPGA placer of heterogeneous resources (LUT/FF/LUTRAM/MUX/CARRY/DSP/BR…☆105Updated last year
- Official implementation of DATE'25 paper "Timing-Driven Global Placement by Efficient Critical Path Extraction".☆48Updated 2 months ago
- ☆89Updated 2 months ago