The Task Parallel System Composer (TaPaSCo)
☆128Jun 23, 2026Updated 4 months ago
Alternatives and similar repositories for tapasco
Users that are interested in tapasco are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆18Jun 22, 2026Updated 4 months ago
- ☆11Jan 2, 2026Updated 9 months ago
- Rust bindings for CIRCT☆19Apr 20, 2024Updated 2 years ago
- RISC-V soft-core PEs for TaPaSCo☆24Jul 24, 2026Updated 3 months ago
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Aug 26, 2024Updated 2 years ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Framework providing operating system abstractions and a range of shared networking and memory services for common modern heterogeneous pl…☆468Updated this week
- Open-source FPGA research and prototyping framework.☆212Aug 8, 2024Updated 2 years ago
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆41Jan 16, 2025Updated last year
- A OpenCL-based FPGA benchmark suite for HPC☆37May 4, 2026Updated 5 months ago
- OpenCAPI Acceleration Framework: develop an accelerator with OpenCAPI technology☆77Aug 29, 2024Updated 2 years ago
- Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation☆252Updated this week
- ☆13Mar 30, 2020Updated 6 years ago
- Basic Common Modules☆48Updated this week
- A generic test bench written in Bluespec☆57Aug 26, 2026Updated 2 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Bᴛᴏʀ2MLIR: A Format and Toolchain for Hardware Verification☆20Jul 8, 2026Updated 3 months ago
- HeteroCL: A Multi-Paradigm Programming Infrastructure for Software-Defined Heterogeneous Computing (FPGA'19 Best Paper)☆345Apr 20, 2024Updated 2 years ago
- A collection of datapath circuit design and verification benchmarks☆19Aug 24, 2026Updated 2 months ago
- Open Application-Specific Instruction Set processor tools (OpenASIP)☆199Updated this week
- ☆13Aug 1, 2024Updated 2 years ago
- Ready-to-link, packaged Aurora IP on four QSFP28 lanes, providing 100Gb/s throughput, flow control and status monitoring☆20Sep 28, 2026Updated last month
- DASS HLS Compiler☆30Oct 4, 2023Updated 3 years ago
- SimCommand is a library for writing high-performance RTL testbenches with simulation threads in Scala using chiseltest.☆16Aug 30, 2023Updated 3 years ago
- Try the active community-maintained version with binary releases at https://github.com/tuna/tapa . This is the UCLA publication version.☆194Aug 11, 2026Updated 2 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Bluespec Compiler (BSC)☆1,149Updated this week
- Debug waveforms with GDB☆33Nov 12, 2025Updated 11 months ago
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆134Dec 20, 2022Updated 3 years ago
- design and verification of asynchronous circuits☆52Oct 19, 2026Updated last week
- Intermediate Language (IL) for Hardware Accelerator Generators☆616Updated this week
- ☆63Aug 4, 2023Updated 3 years ago
- Development area for another repo: Learn_Bluespec_and_RISCV_Design☆13Jun 28, 2026Updated 4 months ago
- ☆30Oct 16, 2022Updated 4 years ago
- magma circuits☆264Oct 19, 2024Updated 2 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- A Coq framework to support structural design and proof of hardware cache-coherence protocols☆15May 7, 2022Updated 4 years ago
- High level synthesis language for hardware design☆106Updated this week
- ☆14May 7, 2026Updated 5 months ago
- A Hardware Pipeline Description Language☆60Jul 12, 2025Updated last year
- A place to share libraries and utilities that don't belong in the core bsc repo☆41Oct 16, 2026Updated 2 weeks ago
- Fast Symbolic Repair of Hardware Design Code☆40Jan 20, 2025Updated last year
- Hardware generator debugger☆79Feb 12, 2024Updated 2 years ago