esa-tu-darmstadt / tapascoLinks
The Task Parallel System Composer (TaPaSCo)
☆116Updated last month
Alternatives and similar repositories for tapasco
Users that are interested in tapasco are comparing it to the libraries listed below
Sorting:
- An open source high level synthesis (HLS) tool built on top of LLVM☆127Updated last year
- Open Application-Specific Instruction Set processor tools (OpenASIP)☆172Updated this week
- Next generation CGRA generator☆118Updated last week
- ☆87Updated last year
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆114Updated 2 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆55Updated 5 years ago
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆128Updated 3 years ago
- RTL sources of the High-Performance L1 Dcache (HPDcache) for OpenHW CV cores☆95Updated last month
- Examples for creating AXI-interfaced peripherals in Chisel☆75Updated 10 years ago
- RISC-V Core; superscalar, out-of-order, multi-core capable; based on RISCY-OOO from MIT☆183Updated 8 months ago
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆88Updated last year
- high-performance RTL simulator☆186Updated last year
- A Style Guide for the Chisel Hardware Construction Language☆108Updated 4 years ago
- Chisel components for FPGA projects☆128Updated 2 years ago
- OpenCAPI Acceleration Framework: develop an accelerator with OpenCAPI technology☆73Updated last year
- Matchlib Connections Library - latency insensitive channels (from NVlabs/matchlib/connections)☆43Updated 3 weeks ago
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- ☆88Updated 3 years ago
- AXI Adapter(s) for RISC-V Atomic Operations☆66Updated last month
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆194Updated 4 months ago
- (System)Verilog to Chisel translator☆116Updated 3 years ago
- Port fpga-zynq (rocket-chip) to Xilinx ZYNQ Ultrascale+ board (ZCU102)☆64Updated 2 years ago
- A dynamic verification library for Chisel.☆159Updated last year
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆127Updated 3 years ago
- Lectures for the Agile Hardware Design course in Jupyter Notebooks☆118Updated 2 months ago
- SystemC/C++ library of commonly-used hardware functions and components for HLS.☆292Updated 2 months ago
- OpenCGRA is an open-source framework for modeling, testing, and evaluating CGRAs.☆166Updated 2 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 7 months ago
- Open-source FPGA research and prototyping framework.☆210Updated last year
- The OpenPiton Platform☆28Updated 2 years ago