The Task Parallel System Composer (TaPaSCo)
☆118Feb 6, 2026Updated last month
Alternatives and similar repositories for tapasco
Users that are interested in tapasco are comparing it to the libraries listed below
Sorting:
- ☆18Jan 15, 2026Updated last month
- ☆11Jan 2, 2026Updated 2 months ago
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Aug 26, 2024Updated last year
- Open Application-Specific Instruction Set processor tools (OpenASIP)☆175Updated this week
- RISC-V soft-core PEs for TaPaSCo☆23Jan 30, 2026Updated last month
- Next generation CGRA generator☆118Feb 14, 2026Updated 3 weeks ago
- HeteroCL: A Multi-Paradigm Programming Infrastructure for Software-Defined Heterogeneous Computing (FPGA'19 Best Paper)☆341Apr 20, 2024Updated last year
- Framework providing operating system abstractions and a range of shared networking and memory services for common modern heterogeneous pl…☆327Updated this week
- Basic Common Modules☆46Updated this week
- Hybrid BFS on Xilinx Zynq☆18Jun 9, 2015Updated 10 years ago
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆36Jan 16, 2025Updated last year
- Live Hardware Development (LiveHD), a productive infrastructure for Synthesis and Simulation☆233Updated this week
- A generic test bench written in Bluespec☆57Dec 15, 2020Updated 5 years ago
- OpenCAPI Acceleration Framework: develop an accelerator with OpenCAPI technology☆76Aug 29, 2024Updated last year
- magma circuits☆265Oct 19, 2024Updated last year
- Build Customized FPGA Implementations for Vivado☆355Mar 2, 2026Updated last week
- high-performance RTL simulator☆188Jun 19, 2024Updated last year
- TAPA compiles task-parallel HLS program into high-performance FPGA accelerators. UCLA-maintained.☆183Aug 16, 2025Updated 6 months ago
- An open silicon CHERIoT Ibex microcontroller chip☆18May 23, 2025Updated 9 months ago
- Prototype for a SPIR-V assembler and dissasembler. It provides a composable Java interface for generating SPIR-V code at runtime.☆13Oct 31, 2025Updated 4 months ago
- A Coq framework to support structural design and proof of hardware cache-coherence protocols☆14May 7, 2022Updated 3 years ago
- Hardware and script files related to dynamic partial reconfiguration☆11Mar 16, 2018Updated 7 years ago
- FPU Generator☆20Jul 19, 2021Updated 4 years ago
- ☆19Jul 12, 2024Updated last year
- PandA-bambu public repository☆315Feb 10, 2026Updated last month
- ☆82Feb 7, 2025Updated last year
- [FPGA 2022, Best Paper Award] Parallel placement and routing of Vivado HLS dataflow designs.☆128Dec 20, 2022Updated 3 years ago
- LLVM based HLS library for HWToolkit (hardware devel. toolkit)☆27Jan 21, 2026Updated last month
- ☆105Jun 27, 2022Updated 3 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Jun 28, 2025Updated 8 months ago
- Linear algebra accelerators for RISC-V (published in ICCD 17)☆66Oct 5, 2017Updated 8 years ago
- ☆13Feb 13, 2021Updated 5 years ago
- A OpenCL-based FPGA benchmark suite for HPC☆37Jan 29, 2026Updated last month
- RTLCheck☆25Oct 9, 2018Updated 7 years ago
- CoreIR Symbolic Analyzer☆75Oct 27, 2020Updated 5 years ago
- Bluespec Compiler (BSC)☆1,081Feb 16, 2026Updated 3 weeks ago
- ☆60Aug 4, 2023Updated 2 years ago
- A place to share libraries and utilities that don't belong in the core bsc repo☆38Feb 16, 2026Updated 3 weeks ago
- FPGA acceleration of arbitrary precision floating point computations.☆40May 17, 2022Updated 3 years ago