Constrained RAndom Verification Enviroment (CRAVE)
☆20Aug 26, 2026Updated last week
Alternatives and similar repositories for crave
Users that are interested in crave are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- UVM Python Verification Agents Library☆15Mar 18, 2021Updated 5 years ago
- SystemC UVM verification environment with Constraint Randomized stimulus, Coverage, Assertions☆21Dec 1, 2024Updated last year
- A header only C++11 library for functional coverage☆35Oct 5, 2022Updated 3 years ago
- ☆20Apr 8, 2026Updated 4 months ago
- Connecting SystemC with SystemVerilog☆43Mar 25, 2012Updated 14 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆13Aug 22, 2022Updated 4 years ago
- FreeRTOS port for the RISC-V Virtual Prototype☆14Nov 9, 2020Updated 5 years ago
- UVM-SystemC reference implementation☆21Aug 26, 2026Updated last week
- Constrained random stimuli generation for C++ and SystemC☆53Nov 29, 2023Updated 2 years ago
- This Repo contains SystemC for testBench for AMBA® 3 AHB-Lite Protocol☆14Jul 11, 2018Updated 8 years ago
- UVM Clock and Reset Agent☆15Jun 29, 2017Updated 9 years ago
- Fuzzing for SpinalHDL☆17Oct 10, 2022Updated 3 years ago
- RISCV-VP++ is a extended and improved successor of the RISC-V based Virtual Prototype (VP) RISC-V VP. It is maintained at the Institute f…☆59Aug 24, 2026Updated 2 weeks ago
- A RISC-V RV32 model ready for SMT program synthesis.☆12Jun 23, 2021Updated 5 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- Public repository for PySysC, (From SC Common Practices Subgroup)☆56Dec 26, 2023Updated 2 years ago
- SystemVerilog RTL and UVM RAL model generators for RgGen☆17Jul 1, 2026Updated 2 months ago
- ☆16Jul 15, 2026Updated last month
- Python/Simulator integration using procedure calls☆10Mar 12, 2020Updated 6 years ago
- Embecosm Software Package 1: Example SystemC loosely timed TLM 2.0 models☆18Sep 17, 2013Updated 12 years ago
- Common SystemVerilog RTL modules for RgGen☆16Feb 5, 2026Updated 7 months ago
- Fibertree emulator☆17Nov 4, 2024Updated last year
- Digital Circuit rendering engine☆40Jul 9, 2026Updated last month
- ☆15Jun 27, 2024Updated 2 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- This repository contains an example of the connection between an UVM Testbench and a Python reference model.☆12Nov 6, 2019Updated 6 years ago
- ☆16Aug 11, 2026Updated 3 weeks ago
- A basic documentation generator for Verilog, similar to Doxygen.☆13Aug 5, 2016Updated 10 years ago
- SystemC Reference Implementation☆689Aug 25, 2026Updated last week
- Eric's branch of Doxverilog (doxygen + doxverilog patch)☆15Jun 6, 2012Updated 14 years ago
- Provides automation scripts for building BFMs☆16Apr 19, 2025Updated last year
- This repository is no longer maintained. New repository is here(https://github.com/rggen/rggen).☆18Aug 1, 2019Updated 7 years ago
- ☆17Jun 12, 2024Updated 2 years ago
- RISC-V Verification Interface☆160Jun 11, 2026Updated 2 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ZPU - the worlds smallest 32 bit CPU with GCC toolchain☆16Jul 17, 2014Updated 12 years ago
- A Framework for Design and Verification of Image Processing Applications using UVM☆121Nov 27, 2017Updated 8 years ago
- gdb python scripts for SystemC design introspection and tracing☆32Mar 24, 2019Updated 7 years ago
- The RAS Error-record Register Interface provides a specification to augment RAS features in RISC-V SOC hardware to standardize reporting …☆11Updated this week
- Algorithmic C Digital Signal Processing (DSP) Library☆54Jul 6, 2026Updated 2 months ago
- GuidedSampler: Coverage-guided Sampling of SMT Solutions☆15Jul 9, 2025Updated last year
- ☆18Jul 9, 2025Updated last year