orcioni / systemc-wmsLinks
SystemC-WMS (Wave Mixed Signal Simulator) is a class library that extends the standard SystemC kernel to allow modeling and simulation of cyber-physical systems, complex systems comprising digital parts (cyber aspect: computing and networking) and heterogeneous analog parts (physical parts in the mechanical, electrical, fluidic, etc. domains).
☆11Updated 7 years ago
Alternatives and similar repositories for systemc-wms
Users that are interested in systemc-wms are comparing it to the libraries listed below
Sorting:
- This project presents a 10Gb/s transceiver design using 65nm CMOS process, based on a 10GBASE-KR standard.☆28Updated 6 years ago
- This repository presents the mixed signal design of a Counter Type/ Ramp Type ADC. The Digital part of the circuit i.e 4- bit counter is …☆11Updated 3 years ago
- This repository will maintain simulation files, layout files and other relevant files on the SAR ADC worked on in the VSD Summer Online I…☆20Updated 5 years ago
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆33Updated last month
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆69Updated 11 months ago
- Automatic generation of real number models from analog circuits☆48Updated last year
- RPHAX provides a quick automation flow to develop and prototype hardware accelerators on Xilinx FPGAs. Currently, the framework has suppo…☆21Updated 2 years ago
- A guide to creating custom AXI4 masters using the Xilinx Vivado tools and Bus Functional Models☆35Updated 7 years ago
- This project shows the design process of the main blocks of a typical RX frontend system.☆25Updated 5 years ago
- ☆35Updated 2 years ago
- Open Source PHY v2☆33Updated last year
- Digital Standard Cells based SAR ADC☆14Updated 4 years ago
- ☆44Updated 6 years ago
- 12-bit 10-KSPS Incremental Delta-Sigma ADC in Skywater 130 nm☆24Updated 2 years ago
- Python tools for generating and testing SPICE netlists/waveforms involving crossbar memory arrays in various configurations☆14Updated 6 years ago
- CMSIS DSP Library for PULPino microcontroller☆23Updated 7 years ago
- Synthesizable Higher-Order Functions (Patterns) for C++☆17Updated 7 years ago
- Parsing library for BLIF netlists☆19Updated last year
- A repository for Known Good Designs (KGDs). Does not contain any design files with NDA-sensitive information.☆39Updated 4 years ago
- FIR implemention with Verilog☆50Updated 6 years ago
- LibreSilicon's Standard Cell Library Generator☆22Updated 3 months ago
- An open source PDK using TIGFET 10nm devices.☆56Updated 3 years ago
- Design of 4KB Static RAM 1.8V (access time <2.5ns) using OpenRAM and Sky130 node☆14Updated 4 years ago
- This repo shows an implementation of an FPGA from RTL to GDS with open Skywater-130 pdk☆38Updated 4 years ago
- Intel's Analog Detailed Router☆40Updated 6 years ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Updated 5 years ago
- ☆21Updated 9 years ago
- Open source process design kit for 28nm open process☆72Updated last year
- Hand-written HDL code and C-based HLS designs for K-means clustering implementations on FPGAs☆49Updated 8 years ago
- This project shows the design of two 4-bit current steering DACs, based on Binary and Segmented architectures at VDD=1.8V supply, using h…☆24Updated 9 months ago