orcioni / systemc-wms
SystemC-WMS (Wave Mixed Signal Simulator) is a class library that extends the standard SystemC kernel to allow modeling and simulation of cyber-physical systems, complex systems comprising digital parts (cyber aspect: computing and networking) and heterogeneous analog parts (physical parts in the mechanical, electrical, fluidic, etc. domains).
☆10Updated 6 years ago
Alternatives and similar repositories for systemc-wms:
Users that are interested in systemc-wms are comparing it to the libraries listed below
- Manycore platform Simulation tool for NoC-based platform at a Cycle-accurate level☆10Updated 6 years ago
- Development and simulation framework for Application Specific Vector Processor☆13Updated 4 years ago
- A SystemC + DRAMSim2 simulator for exploring the SpMV hardware accelerator design space.☆14Updated 10 years ago
- Manycore platform Simulation tool for NoC-based platform at a Transactional Level Modeling level☆10Updated 8 years ago
- Contains FPGA benchmarks for Vivado HLS and Catapult HLS☆26Updated 4 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆62Updated 4 years ago
- Pulp virtual platform☆23Updated 2 years ago
- ☆33Updated last year
- Digital Standard Cells based SAR ADC☆12Updated 3 years ago
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆22Updated last month
- ☆41Updated this week
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆32Updated 4 years ago
- TAPA is a dataflow HLS framework that features fast compilation, expressive programming model and generates high-frequency FPGA accelerat…☆19Updated 5 months ago
- A collection of tools for working with Chisel-generated hardware in SystemC☆16Updated 5 years ago
- Chisel wrapper and accelerators for Columbia's Embedded Scalable Platform (ESP)☆23Updated 4 years ago
- gdb python scripts for SystemC design introspection and tracing☆31Updated 5 years ago
- Backup: Library implementing a C TLM-2 style to bridge C models to SystemC TLM-2.0 (C++) from GreenSocs (https://git.greensocs.com/tlm/tl…☆17Updated 6 years ago
- openHMC - an open source Hybrid Memory Cube Controller☆45Updated 8 years ago
- hardware library for hwt (= ipcore repo)☆35Updated 2 months ago
- ASIC Design of the openSPARC Floating Point Unit☆13Updated 7 years ago
- Constrained RAndom Verification Enviroment (CRAVE)☆17Updated last year
- SystemC to Verilog Synthesizable Subset Translator☆9Updated last year
- Example of a Virtual Platform implemented with Modern C++(14) and SystemC TLM-2.0☆24Updated 2 years ago
- A SystemC productivity library: https://minres.github.io/SystemC-Components/☆102Updated this week
- LIS Network-on-Chip Implementation☆29Updated 8 years ago
- ☆40Updated 5 years ago
- This project presents a 10Gb/s transceiver design using 65nm CMOS process, based on a 10GBASE-KR standard.☆21Updated 5 years ago
- Example code for Modern SystemC using Modern C++☆61Updated 2 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆40Updated 4 years ago
- CMSIS DSP Library for PULPino microcontroller☆22Updated 6 years ago