orcioni / systemc-wmsLinks
SystemC-WMS (Wave Mixed Signal Simulator) is a class library that extends the standard SystemC kernel to allow modeling and simulation of cyber-physical systems, complex systems comprising digital parts (cyber aspect: computing and networking) and heterogeneous analog parts (physical parts in the mechanical, electrical, fluidic, etc. domains).
☆10Updated 7 years ago
Alternatives and similar repositories for systemc-wms
Users that are interested in systemc-wms are comparing it to the libraries listed below
Sorting:
- This project presents a 10Gb/s transceiver design using 65nm CMOS process, based on a 10GBASE-KR standard.☆26Updated 6 years ago
- CVC: Circuit Validity Checker. Check for errors in CDL netlist.☆32Updated 2 weeks ago
- This repository will maintain simulation files, layout files and other relevant files on the SAR ADC worked on in the VSD Summer Online I…☆20Updated 5 years ago
- This repository presents the mixed signal design of a Counter Type/ Ramp Type ADC. The Digital part of the circuit i.e 4- bit counter is …☆11Updated 3 years ago
- Verilog-A implementation of MOSFET model BSIM4.8☆14Updated 6 years ago
- 12-bit 10-KSPS Incremental Delta-Sigma ADC in Skywater 130 nm☆22Updated 2 years ago
- Automatic generation of real number models from analog circuits☆47Updated last year
- ☆35Updated 2 years ago
- Combination of Analog Circuit Sizing and DL.☆18Updated 2 years ago
- This project shows the design of two 4-bit current steering DACs, based on Binary and Segmented architectures at VDD=1.8V supply, using h…☆20Updated 8 months ago
- This project shows the design process of the main blocks of a typical RX frontend system.☆25Updated 5 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆68Updated 10 months ago
- A repository for Known Good Designs (KGDs). Does not contain any design files with NDA-sensitive information.☆38Updated 4 years ago
- ☆44Updated 5 years ago
- pystateye - A Python Implementation of Statistical Eye Analysis and Visualization☆14Updated last year
- Python package for IBIS-AMI model development and testing☆31Updated 2 weeks ago
- Model SAR ADC with python!☆22Updated 3 years ago
- Project of Addison Elliott and Dan Ashbaugh to create IC layout of 32-bit custom CPU used in teaching digital design at SIUE.☆14Updated 7 years ago
- RPHAX provides a quick automation flow to develop and prototype hardware accelerators on Xilinx FPGAs. Currently, the framework has suppo…☆21Updated 2 years ago
- ☆20Updated 4 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆42Updated 5 years ago
- Open source process design kit for 28nm open process☆72Updated last year
- A case study of a continuous-time Delta-Sigma modulator including system-level simulations/design of the CT-DSM, circuit-design of the fr…☆11Updated 6 months ago
- Minimal SKY130 example with self-checking LVS, DRC, and PEX☆24Updated 4 years ago
- A lightweight core for the CV32E40 implementing the RISC-V vector extension specification. (v0.8)☆35Updated 4 years ago
- Digital Standard Cells based SAR ADC☆14Updated 4 years ago
- Introduction to Chip Design☆48Updated 3 months ago
- This is the repository of IPs of the group in USC who is developing Analog Mixed-signal Parameter Search Engine (AMPSE). You can download…☆25Updated 2 years ago
- Design of 4KB Static RAM 1.8V (access time <2.5ns) using OpenRAM and Sky130 node☆14Updated 4 years ago
- Pulp virtual platform☆24Updated 5 months ago