PrincetonUniversity / smappic
☆20Updated 2 years ago
Alternatives and similar repositories for smappic:
Users that are interested in smappic are comparing it to the libraries listed below
- A list of our chiplet simulaters☆32Updated last month
- CGRA framework with vectorization support.☆29Updated 2 weeks ago
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆64Updated 10 months ago
- An Open-Source Tool for CGRA Accelerators☆65Updated 3 weeks ago
- ☆11Updated last week
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆71Updated 6 years ago
- A 32-bit RISC-V Processor Designed with High-Level Synthesis☆52Updated 5 years ago
- Template-based Reconfigurable Architecture Modeling Framework☆14Updated 2 years ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆58Updated 7 months ago
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆66Updated last year
- ☆59Updated last week
- An Open-Hardware CGRA for accelerated computation on the edge.☆24Updated 7 months ago
- An integrated CGRA design framework☆88Updated last month
- Dataset for ML-guided Accelerator Design☆36Updated 5 months ago
- ☆57Updated last year
- ☆50Updated last month
- An Open-Source Tool for CGRA Accelerators☆21Updated last year
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆68Updated 2 weeks ago
- A fast, accurate trace-based simulator for High-Level Synthesis.☆44Updated last month
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆126Updated last week
- ☆27Updated 6 months ago
- Project repo for the POSH on-chip network generator☆45Updated last month
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆77Updated 3 years ago
- ☆10Updated 2 years ago
- ☆29Updated 4 months ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆50Updated 7 years ago
- The open-sourced version of BOOM-Explorer☆39Updated last year
- Advanced Architecture Labs with CVA6☆59Updated last year
- The RAD flow is an open-source academic architecture exploration and evaluation flow for novel beyond-FPGA reconfigurable acceleration de…☆34Updated last month
- Ratatoskr NoC Simulator☆25Updated 4 years ago