PrincetonUniversity / smappicLinks
☆20Updated 2 years ago
Alternatives and similar repositories for smappic
Users that are interested in smappic are comparing it to the libraries listed below
Sorting:
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆70Updated last year
- An Open-Source Tool for CGRA Accelerators☆74Updated 3 weeks ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆95Updated last year
- An integrated CGRA design framework☆91Updated 6 months ago
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆77Updated 6 years ago
- CGRA-Flow is an integrated framework for CGRA compilation, exploration, synthesis, and development.☆138Updated 3 months ago
- MAERI: A DNN accelerator with reconfigurable interconnects to support flexible dataflow (http://synergy.ece.gatech.edu/tools/maeri/)☆66Updated 4 years ago
- gem5 repository to study chiplet-based systems☆81Updated 6 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆80Updated 3 years ago
- Tests for example Rocket Custom Coprocessors☆75Updated 5 years ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆52Updated 8 years ago
- A fast, accurate trace-based simulator for High-Level Synthesis.☆69Updated 6 months ago
- ☆59Updated 6 months ago
- The RAD flow is an open-source academic architecture exploration and evaluation flow for novel beyond-FPGA reconfigurable acceleration de…☆38Updated 2 months ago
- The open-sourced version of BOOM-Explorer☆43Updated 2 years ago
- ☆24Updated 4 years ago
- Processing in Memory Emulation☆22Updated 2 years ago
- [FPGA 2021, Best Paper Award] An automated floorplanning and pipelining tool for Vivado HLS.☆125Updated 2 years ago
- ☆13Updated 2 years ago
- mNPUsim: A Cycle-accurate Multi-core NPU Simulator (IISWC 2023)☆64Updated 9 months ago
- ☆31Updated 11 months ago
- Ratatoskr NoC Simulator☆28Updated 4 years ago
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆69Updated last year
- An FPGA accelerator for general-purpose Sparse-Matrix Dense-Matrix Multiplication (SpMM).☆84Updated last year
- ☆97Updated last year
- A RISC-V BOOM Microarchitecture Power Modeling Framework☆29Updated 2 years ago
- Public release☆56Updated 6 years ago
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆47Updated 3 years ago
- TAPA compiles task-parallel HLS program into high-performance FPGA accelerators.☆174Updated last month
- Shuhai is a benchmarking-memory tool that allows FPGA programmers to demystify all the underlying details of memories, e.g., HBM and DDR4…☆117Updated 3 months ago