PrincetonUniversity / smappicLinks
☆20Updated 2 years ago
Alternatives and similar repositories for smappic
Users that are interested in smappic are comparing it to the libraries listed below
Sorting:
- An Open-Hardware CGRA for accelerated computation on the edge.☆28Updated 8 months ago
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆68Updated 11 months ago
- ☆13Updated last year
- Processing in Memory Emulation☆20Updated 2 years ago
- [FPGA'21] Microbenchmarks for Demystifying the Memory System of Modern Datacenter FPGAs for Software Programmers☆31Updated 3 years ago
- A systolic array simulator for multi-cycle MACs and varying-byte words, with the paper accepted to HPCA 2022.☆77Updated 3 years ago
- A RISC-V BOOM Microarchitecture Power Modeling Framework☆24Updated 2 years ago
- ☆24Updated 4 years ago
- ☆10Updated 2 years ago
- ☆58Updated last year
- Public release☆51Updated 5 years ago
- ☆35Updated 4 years ago
- ☆53Updated 2 months ago
- A toolchain for rapid design space exploration of chiplet architectures☆50Updated 3 weeks ago
- PiDRAM is the first flexible end-to-end framework that enables system integration studies and evaluation of real Processing-using-Memory …☆68Updated last year
- ☆32Updated this week
- dMazeRunner: Dataflow acceleration optimization infrastructure for coarse-grained programmable accelerators☆45Updated 3 years ago
- ☆25Updated 3 years ago
- ☆15Updated 2 years ago
- An Open-Source Tool for CGRA Accelerators☆65Updated last month
- Implementations of Buffets, which are efficient, composable idioms for implementing Explicit Decoupled Data Orchestration.☆71Updated 6 years ago
- Heterogenous ML accelerator☆18Updated last month
- A low power platform based on X-HEEP and integrating the ESL-CGRA☆14Updated 7 months ago
- CGRA framework with vectorization support.☆30Updated 3 weeks ago
- ☆29Updated 7 months ago
- Transactional Verilog design and Verilator Testbench for a RISC-V TensorCore Vector co-processor for reproducible linear algebra☆56Updated 3 years ago
- The open-sourced version of BOOM-Explorer☆40Updated 2 years ago
- The RAD flow is an open-source academic architecture exploration and evaluation flow for novel beyond-FPGA reconfigurable acceleration de…☆36Updated 2 weeks ago
- Dataset for ML-guided Accelerator Design☆37Updated 6 months ago
- An example of using Ramulator as memory model in a cycle-accurate SystemC Design☆50Updated 7 years ago