☆23Mar 28, 2023Updated 3 years ago
Alternatives and similar repositories for smappic
Users that are interested in smappic are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- An EDM-enabled PHY + a rack-level network simulator☆14Dec 11, 2024Updated last year
- ☆14Feb 28, 2023Updated 3 years ago
- ☆15Nov 26, 2024Updated last year
- MESMERIC: A Software-based NVM Emulator Supporting Read/Write Asymmetric Latencies☆10Oct 1, 2020Updated 5 years ago
- Pin based tool for simulation of rack-scale disaggregated memory systems☆33Mar 8, 2025Updated last year
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- MAPLE's hardware-software co-design allows programs to perform long-latency memory accesses asynchronously from the core, avoiding pipeli…☆21Feb 22, 2024Updated 2 years ago
- Simulation infrastructure and validation of Cori☆13Mar 22, 2022Updated 4 years ago
- Domain-Specific Architecture Generator 2☆24Oct 2, 2022Updated 3 years ago
- MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator☆59Jun 12, 2021Updated 4 years ago
- ☆29Jun 10, 2019Updated 6 years ago
- corundum work on vu13p☆23Nov 10, 2023Updated 2 years ago
- A git repo that is creepy☆15Sep 14, 2020Updated 5 years ago
- Optimizing threshold and leak in LIF neurons with end-to-end backpropagation☆20Sep 10, 2021Updated 4 years ago
- TRAGEN: A Synthetic Trace Generator for Realistic Cache Simulations☆22Mar 25, 2024Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Heterogenous ML accelerator☆22May 5, 2025Updated last year
- ☆22Sep 9, 2024Updated last year
- NeuroSpector: Dataflow and Mapping Optimizer for Deep Neural Network Accelerators☆21Mar 20, 2025Updated last year
- this is a repository based on gem5 and aims to be modified for CXL☆29Jul 29, 2023Updated 2 years ago
- ☆17Oct 15, 2023Updated 2 years ago
- Parse all of your facebook messages - updated to work on the newest formatting of Facebook Data (Jan 2026).☆12Jan 19, 2026Updated 3 months ago
- ☆24Nov 10, 2020Updated 5 years ago
- A simple MIPS-like CPU demo in C++ for Xilinx Vivado HLS☆19Jul 17, 2019Updated 6 years ago
- Modular Verilog PCIexpress Interface Components with complete MyHDL Testbench for FPGA deployment☆14Sep 17, 2019Updated 6 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- The Next-gen Language & Compiler Powering Efficient Hardware Design☆37Jan 16, 2025Updated last year
- This repository is outdated and the related functionality has been migrated to https://github.com/easysoc/easysoc-firrtl☆11Nov 3, 2021Updated 4 years ago
- Hoddarla is an OS project in Golang targeting RISC-V 64-bit system.☆12Oct 28, 2021Updated 4 years ago
- EasierUVM from Doulos now written in Python for easier UVM with framework and template generator☆13Sep 28, 2022Updated 3 years ago
- Rust proof-of-concept for GPU waveform rendering☆13Jul 22, 2020Updated 5 years ago
- ☆19Jun 17, 2022Updated 3 years ago
- ☆10Oct 8, 2021Updated 4 years ago
- OpenPiton Design Benchmark☆28Mar 6, 2023Updated 3 years ago
- Black Duck Detect plugin for Jenkins☆12Apr 9, 2026Updated 3 weeks ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Simulator framework for analysis of performance, energy consumption, area and cost of multi-node multi-chiplet tile-based manycore design…☆76Jun 30, 2024Updated last year
- Processing in Memory Emulation☆26Feb 24, 2023Updated 3 years ago
- A RISC-V assembler library for Scala/Chisel HDL projects☆16Mar 27, 2026Updated last month
- Interface Xilinx XDMA PCIe with DDR3 using MIG-IP on Artix-7 FPGA using Nitefury dev board☆18Apr 13, 2022Updated 4 years ago
- ☆10Sep 7, 2023Updated 2 years ago
- Generate SystemVerilog/UVM block level testbench setup with python script☆11Oct 3, 2017Updated 8 years ago
- A Virtual platform using DBT-RISE-RISCV capable of running unmodified FreeRTOS☆14Jan 30, 2024Updated 2 years ago