iree-org / iree-bare-metal-armLinks
Example for running IREE in a bare-metal Arm environment.
☆39Updated 2 months ago
Alternatives and similar repositories for iree-bare-metal-arm
Users that are interested in iree-bare-metal-arm are comparing it to the libraries listed below
Sorting:
- ☆32Updated last week
- HeteroCL-MLIR dialect for accelerator design☆41Updated last year
- ☆108Updated this week
- IREE plugin repository for the AMD AIE accelerator☆109Updated last week
- ☆80Updated last week
- Multi-target compiler for Sum-Product Networks, based on MLIR and LLVM.☆24Updated 10 months ago
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆43Updated 4 months ago
- a simple end to end example of taking a ML graph (TF2 / PyTorch) and running it on a device [cpu, gpu]☆35Updated 4 years ago
- Alveo Collective Communication Library: MPI-like communication operations for Xilinx Alveo accelerators☆97Updated 3 months ago
- The Riallto Open Source Project from AMD☆84Updated 6 months ago
- ☆23Updated 2 years ago
- Bridging polyhedral analysis tools to the MLIR framework☆117Updated 2 years ago
- Heterogeneous Research Platform (HERO) for exploration of heterogeneous computers consisting of programmable many-core accelerators and a…☆112Updated 2 years ago
- ARIES: An Agile MLIR-Based Compilation Flow for Reconfigurable Devices with AI Engines (FPGA 2025 Best Paper Nominee)☆50Updated last week
- Chisel RISC-V Vector 1.0 Implementation☆114Updated 2 weeks ago
- Buda Compiler Backend for Tenstorrent devices☆30Updated 6 months ago
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆51Updated 2 years ago
- muRISCV-NN is a collection of efficient deep learning kernels for embedded platforms and microcontrollers.☆87Updated 2 weeks ago
- MLIRX is now defunct. Please see PolyBlocks - https://docs.polymagelabs.com☆38Updated last year
- Ventus GPGPU ISA Simulator Based on Spike☆48Updated 3 weeks ago
- LLVM OpenCL C compiler suite for ventus GPGPU☆56Updated last week
- A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code☆133Updated 3 weeks ago
- Fork of upstream onnxruntime focused on supporting risc-v accelerators☆87Updated 2 years ago
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆64Updated last year
- CGRA framework with vectorization support.☆35Updated this week
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆74Updated last week
- FlexGripPlus: an open-source GPU model for reliability evaluation and micro architectural simulation☆109Updated 2 years ago
- A polyhedral compiler for hardware accelerators☆59Updated last year
- A stream to RTL compiler based on MLIR and CIRCT☆15Updated 2 years ago
- Heterogeneous Accelerated Computed Cluster (HACC) Resources Page☆22Updated 2 weeks ago