iree-org / iree-bare-metal-arm
Example for running IREE in a bare-metal Arm environment.
☆33Updated 2 months ago
Alternatives and similar repositories for iree-bare-metal-arm:
Users that are interested in iree-bare-metal-arm are comparing it to the libraries listed below
- HeteroCL-MLIR dialect for accelerator design☆40Updated 7 months ago
- Bridging polyhedral analysis tools to the MLIR framework☆109Updated last year
- ☆95Updated this week
- Polyhedral High-Level Synthesis in MLIR☆30Updated 2 years ago
- ☆19Updated this week
- Experiments and prototypes associated with IREE or MLIR☆50Updated 8 months ago
- ☆41Updated last week
- Conversions to MLIR EmitC☆128Updated 4 months ago
- a simple end to end example of taking a ML graph (TF2 / PyTorch) and running it on a device [cpu, gpu]☆34Updated 4 years ago
- ☆35Updated 9 months ago
- A stream to RTL compiler based on MLIR and CIRCT☆15Updated 2 years ago
- IREE plugin repository for the AMD AIE accelerator☆93Updated this week
- A polyhedral compiler for hardware accelerators☆56Updated 9 months ago
- A lightweight, Pythonic, frontend for MLIR☆81Updated last year
- This project records the process of optimizing SGEMM (single-precision floating point General Matrix Multiplication) on the riscv platfor…☆20Updated 4 months ago
- MLIRX is now defunct. Please see PolyBlocks - https://docs.polymagelabs.com☆38Updated last year
- Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC☆26Updated last month
- A Language for Closed-form High-level ARchitecture Modeling☆20Updated 5 years ago
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆40Updated 3 weeks ago
- ☆24Updated 4 years ago
- Multi-target compiler for Sum-Product Networks, based on MLIR and LLVM.☆23Updated 5 months ago
- Data-Centric MLIR dialect☆41Updated last year
- muRISCV-NN is a collection of efficient deep learning kernels for embedded platforms and microcontrollers.☆77Updated 2 months ago
- Productive and portable performance programming across spatial architectures (FPGAs, etc.) and vector architectures (GPUs, etc.)☆31Updated 11 months ago
- ☆59Updated last week
- Virtualized Accelerator Orchestration for Multi-Tenant Workloads☆15Updated 5 months ago
- A minimal (really) out-of-tree MLIR example☆44Updated last week
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆58Updated 6 months ago
- ☆29Updated 2 years ago
- An MLIR-based toy DL compiler for TVM Relay.☆58Updated 2 years ago