Alternatives and similar repositories for iree-bare-metal-arm

Users that are interested in iree-bare-metal-arm are comparing it to the libraries listed below

• cornell-zhang / hcl-dialect
  HeteroCL-MLIR dialect for accelerator design
  ☆40Updated 8 months ago
• kumasento / polymer
  Bridging polyhedral analysis tools to the MLIR framework
  ☆111Updated last year
• kumasento / polsca
  Polyhedral High-Level Synthesis in MLIR
  ☆31Updated 2 years ago
• Xilinx / mlir-air
  ☆99Updated this week
• gvsoc / gvsoc
  ☆19Updated this week
• NodLabs / mlir-examples
  a simple end to end example of taking a ML graph (TF2 / PyTorch) and running it on a device [cpu, gpu]
  ☆34Updated 4 years ago
• stephenneuendorffer / vyasa
  Xilinx Modifications to Halide
  ☆13Updated 4 years ago
• esa-tu-darmstadt / spn-compiler
  Multi-target compiler for Sum-Product Networks, based on MLIR and LLVM.
  ☆23Updated 6 months ago
• riscv / riscv-bfloat16
  ☆35Updated 10 months ago
• circt-hls / circt-hls
  CIRCT-based HLS compilation flows, debugging, and cosimulation tools.
  ☆49Updated last year
• spcl / mlir-dace
  Data-Centric MLIR dialect
  ☆42Updated last year
• Dinistro / circt-stream
  A stream to RTL compiler based on MLIR and CIRCT
  ☆15Updated 2 years ago
• polymage-labs / mlirx
  MLIRX is now defunct. Please see PolyBlocks - https://docs.polymagelabs.com
  ☆38Updated last year
• ucb-bar / virgo
  Cluster-level matrix unit integration into GPUs, implemented in Chipyard SoC
  ☆29Updated 2 months ago
• ychen306 / vegen
  ☆29Updated 2 years ago
• pnnl / COMET
  ☆41Updated 2 weeks ago
• nod-ai / iree-amd-aie
  IREE plugin repository for the AMD AIE accelerator
  ☆97Updated this week
• cucapra / latte21
  Languages, Tools, and Techniques for Accelerator Design
  ☆33Updated 3 years ago
• cucapra / EventQueue
  EQueue Dialect
  ☆40Updated 3 years ago
• wzh99 / relay-mlir
  An MLIR-based toy DL compiler for TVM Relay.
  ☆58Updated 2 years ago
• UCSBarchlab / Charm
  A Language for Closed-form High-level ARchitecture Modeling
  ☆20Updated 5 years ago
• dillonhuff / clockwork
  A polyhedral compiler for hardware accelerators
  ☆57Updated 10 months ago
• epfl-vlsc / parendi
  Parendi: Thousand-way Parallel RTL Simulation on the Graphcore IPU
  ☆22Updated last year
• tancheng / mlir-cgra
  An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.
  ☆59Updated 7 months ago
• bespoke-silicon-group / bsg_bladerunner
  Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)
  ☆40Updated 2 weeks ago
• IntelLabs / t2sp
  Productive and portable performance programming across spatial architectures (FPGAs, etc.) and vector architectures (GPUs, etc.)
  ☆31Updated last year
• THU-DSP-LAB / ventus-gpgpu-cpp-simulator
  Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus
  ☆27Updated 2 weeks ago
• iml130 / mlir-emitc
  Conversions to MLIR EmitC
  ☆128Updated 5 months ago
• pulp-platform / redmule
  ☆61Updated this week
• heterosys / mlir-vitis
  📥 🎯 (1,4/4) an MLIR-based toolchain with Vitis HLS LLVM input/output targeting FPGAs.
  ☆14Updated 2 years ago