Alternatives and similar repositories for iree-bare-metal-arm:

Users that are interested in iree-bare-metal-arm are comparing it to the libraries listed below

• cornell-zhang / hcl-dialect
  HeteroCL-MLIR dialect for accelerator design
  ☆41Updated 4 months ago
• kumasento / polsca
  Polyhedral High-Level Synthesis in MLIR
  ☆30Updated last year
• pnnl / COMET
  ☆40Updated this week
• kumasento / polymer
  Bridging polyhedral analysis tools to the MLIR framework
  ☆107Updated last year
• ychen306 / vegen
  ☆28Updated 2 years ago
• IntelLabs / t2sp
  Productive and portable performance programming across spatial architectures (FPGAs, etc.) and vector architectures (GPUs, etc.)
  ☆30Updated 9 months ago
• Dinistro / circt-stream
  A stream to RTL compiler based on MLIR and CIRCT
  ☆15Updated 2 years ago
• spcl / mlir-dace
  Data-Centric MLIR dialect
  ☆40Updated last year
• stephenneuendorffer / vyasa
  Xilinx Modifications to Halide
  ☆12Updated 3 years ago
• polymage-labs / mlirx
  MLIRX is now defunct. Please see PolyBlocks - https://docs.polymagelabs.com
  ☆38Updated last year
• Xilinx / mlir-air
  ☆89Updated this week
• riscv / riscv-bfloat16
  ☆33Updated 7 months ago
• gvsoc / gvsoc
  ☆16Updated this week
• esa-tu-darmstadt / spn-compiler
  Multi-target compiler for Sum-Product Networks, based on MLIR and LLVM.
  ☆23Updated 2 months ago
• dillonhuff / clockwork
  A polyhedral compiler for hardware accelerators
  ☆55Updated 6 months ago
• Zhao-Dongyu / sgemm_riscv
  This project records the process of optimizing SGEMM (single-precision floating point General Matrix Multiplication) on the riscv platfor…
  ☆18Updated 2 months ago
• makslevental / mlir-wheels
  ☆23Updated last week
• heterosys / mlir-vitis
  📥 🎯 (1,4/4) an MLIR-based toolchain with Vitis HLS LLVM input/output targeting FPGAs.
  ☆13Updated 2 years ago
• sifive / chisel-circt
  Library to compile Chisel circuits using LLVM/MLIR (CIRCT)
  ☆71Updated last year
• bespoke-silicon-group / bsg_bladerunner
  Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)
  ☆38Updated 2 months ago
• cucapra / latte21
  Languages, Tools, and Techniques for Accelerator Design
  ☆33Updated 3 years ago
• makslevental / mmlir
  A minimal (really) out-of-tree MLIR example
  ☆37Updated last month
• pku-liang / Cement
  The Next-gen Language & Compiler Powering Efficient Hardware Design
  ☆26Updated last month
• nod-ai / iree-amd-aie
  IREE plugin repository for the AMD AIE accelerator
  ☆77Updated this week
• andidr / teckyl
  An MLIR frontend for tensor expressions
  ☆24Updated 4 years ago
• pulp-platform / redmule
  ☆41Updated last week
• Xilinx / xacc
  Heterogeneous Accelerated Computed Cluster (HACC) Resources Page
  ☆20Updated 3 weeks ago
• gussmith23 / glenside
  A pure, low-level tensor program representation enabling tensor program optimization via program rewriting. See the web demo at https://g…
  ☆71Updated 8 months ago
• StanfordAHA / lake
  Lake is a framework for generating synthesizable memory modules from a high-level behavioral specification and widely-available memory ma…
  ☆20Updated this week
• vortexgpgpu / NVPTX-SPIRV-Translator
  The translator that supports translating NVPTX to SPIR-V. This translator is modified from LLVM-SPIR-V Translator.
  ☆36Updated 3 years ago