Example for running IREE in a bare-metal Arm environment.
☆41Feb 24, 2026Updated 2 months ago
Alternatives and similar repositories for iree-bare-metal-arm
Users that are interested in iree-bare-metal-arm are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ☆23Mar 15, 2023Updated 3 years ago
- Conversions to MLIR EmitC☆135Dec 12, 2024Updated last year
- IREE's PyTorch Frontend, based on Torch Dynamo.☆109Updated this week
- Driving Snax with MLIR☆21Apr 22, 2026Updated 2 weeks ago
- IREE compiler and runtime for Snitch☆15Oct 9, 2025Updated 7 months ago
- Deploy open-source AI quickly and easily - Special Bonus Offer • AdRunpod Hub is built for open source. One-click deployment and autoscaling endpoints without provisioning your own infrastructure.
- A stream to RTL compiler based on MLIR and CIRCT☆16Nov 15, 2022Updated 3 years ago
- Xtext project to parse CoreDSL files☆24Apr 29, 2026Updated last week
- An MLIR-based source-to-source automatic differentiation system.☆15Mar 30, 2023Updated 3 years ago
- ☆29Nov 29, 2025Updated 5 months ago
- ☆14Oct 30, 2024Updated last year
- Experiments and prototypes associated with IREE or MLIR☆56Aug 9, 2024Updated last year
- TPP experimentation on MLIR for linear algebra☆147Apr 23, 2026Updated 2 weeks ago
- A Rocket-based RISC-V superscalar in-order core☆38Mar 11, 2026Updated last month
- Unified compiler/runtime for interfacing with PyTorch Dynamo.☆100Apr 8, 2026Updated last month
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- Interpreter and compiler for the ISA specification language "Architecture Specification Language" (ASL)☆29Apr 30, 2026Updated last week
- RTL blocks compatible with the Rocket Chip Generator☆17Mar 30, 2025Updated last year
- ☆17Mar 8, 2025Updated last year
- MLIR tools and dialect for GraphBLAS☆18Mar 30, 2022Updated 4 years ago
- ☆14Apr 28, 2026Updated last week
- rodinia benchmark modified to run with ENZO and pathcu instead of nvcc CUDA compiler☆12Jan 23, 2024Updated 2 years ago
- ☆15Dec 9, 2025Updated 4 months ago
- ☆19Mar 4, 2026Updated 2 months ago
- A tiny RISC-V instruction decoder and instruction set simulator☆36Oct 24, 2025Updated 6 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Open Application-Specific Instruction Set processor tools (OpenASIP)☆181Mar 13, 2026Updated last month
- Library of example SystemC/TLM peripherals for various SoCs based on the SCS library☆15Apr 18, 2026Updated 3 weeks ago
- ☆39Updated this week
- Buildroot external tree for building Linux for Efinix RISC-V Sapphire SoC☆18Dec 18, 2025Updated 4 months ago
- ☆13Nov 25, 2019Updated 6 years ago
- A tiny FP8 multiplication unit written in Verilog. TinyTapeout 2 submission.☆14Nov 23, 2022Updated 3 years ago
- IREE plugin repository for the AMD AIE accelerator☆128Apr 27, 2026Updated last week
- AI-ML-NLP Task Group☆13Aug 10, 2023Updated 2 years ago
- IBM Platform-Independent Software Analysis☆14Mar 12, 2018Updated 8 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- ☆30Apr 27, 2021Updated 5 years ago
- Nod.ai 🦈 version of 👻 . You probably want to start at https://github.com/nod-ai/shark for the product and the upstream IREE repository …☆107Dec 15, 2025Updated 4 months ago
- ☆136Updated this week
- Messy is an open-source framework that integrates a RISC-V ISS with SystemC-AMS☆22Sep 8, 2025Updated 8 months ago
- Eagle and EagleSim: Deep-RL for PTZ Cameras☆10Aug 23, 2024Updated last year
- ☆38Nov 30, 2025Updated 5 months ago
- MLIR metal dialect☆37Sep 18, 2024Updated last year