Example for running IREE in a bare-metal Arm environment.
☆40Feb 24, 2026Updated last week
Alternatives and similar repositories for iree-bare-metal-arm
Users that are interested in iree-bare-metal-arm are comparing it to the libraries listed below
Sorting:
- ☆23Mar 15, 2023Updated 2 years ago
- A stream to RTL compiler based on MLIR and CIRCT☆16Nov 15, 2022Updated 3 years ago
- ☆18Oct 29, 2025Updated 4 months ago
- Conversions to MLIR EmitC☆134Dec 12, 2024Updated last year
- IREE's PyTorch Frontend, based on Torch Dynamo.☆105Updated this week
- This is the open-source version of TinyTS. The code is dirty so far. We may clean the code in the future.☆19Aug 11, 2025Updated 6 months ago
- AI-ML-NLP Task Group☆13Aug 10, 2023Updated 2 years ago
- ☆13Jan 16, 2026Updated last month
- ☆29Nov 29, 2025Updated 3 months ago
- Xtext project to parse CoreDSL files☆24Oct 17, 2025Updated 4 months ago
- ☆14Oct 30, 2024Updated last year
- ☆15Dec 9, 2025Updated 3 months ago
- RTL blocks compatible with the Rocket Chip Generator☆17Mar 30, 2025Updated 11 months ago
- Driving Snax with MLIR☆18Updated this week
- A Rocket-based RISC-V superscalar in-order core☆38Feb 24, 2026Updated last week
- TPP experimentation on MLIR for linear algebra☆146Feb 24, 2026Updated 2 weeks ago
- ET Accelerator Firmware and Runtime☆35Updated this week
- A simple utility for doing RISC-V HPM perf monitoring.☆18May 8, 2017Updated 8 years ago
- ☆17Mar 8, 2025Updated last year
- IREE compiler and runtime for Snitch☆14Oct 9, 2025Updated 5 months ago
- Library of example SystemC/TLM peripherals for various SoCs based on the SCS library☆14Feb 8, 2026Updated last month
- A tiny FP8 multiplication unit written in Verilog. TinyTapeout 2 submission.☆14Nov 23, 2022Updated 3 years ago
- ☆13Nov 25, 2019Updated 6 years ago
- Home of the specification to connect SemiDynamic's RISC-V cores to your own RISC-V Vector Unit☆38Dec 23, 2021Updated 4 years ago
- ☆16Feb 27, 2026Updated last week
- 🌄 RISC-V Ecosystem Landscape: a living document that developers, investors, vendors, researchers and others can use as a resource on the…☆21Updated this week
- MLIR tools and dialect for GraphBLAS☆18Mar 30, 2022Updated 3 years ago
- ☆17May 9, 2022Updated 3 years ago
- ☆38Updated this week
- Unified compiler/runtime for interfacing with PyTorch Dynamo.☆103Dec 22, 2025Updated 2 months ago
- IREE plugin repository for the AMD AIE accelerator☆122Mar 2, 2026Updated last week
- An MLIR-based source-to-source automatic differentiation system.☆15Mar 30, 2023Updated 2 years ago
- ☆18Jul 26, 2024Updated last year
- ☆17Dec 19, 2025Updated 2 months ago
- Open Application-Specific Instruction Set processor tools (OpenASIP)☆175Updated this week
- The ParaNut Processor - Highly Parallel and More Than Just a CPU Core☆36Jun 21, 2023Updated 2 years ago
- (System)Verilog to Chisel translator☆116May 20, 2022Updated 3 years ago
- xkDLA：XinKai Deep Learning Accelerator (RTL)☆39Jan 15, 2024Updated 2 years ago
- An LLVM pass that can generate CDFG and map the target loops onto a parameterizable CGRA.☆81Jan 6, 2026Updated 2 months ago