iree-org / iree-bare-metal-armLinks
Example for running IREE in a bare-metal Arm environment.
☆36Updated 4 months ago
Alternatives and similar repositories for iree-bare-metal-arm
Users that are interested in iree-bare-metal-arm are comparing it to the libraries listed below
Sorting:
- HeteroCL-MLIR dialect for accelerator design☆41Updated 9 months ago
- Bridging polyhedral analysis tools to the MLIR framework☆113Updated last year
- Polyhedral High-Level Synthesis in MLIR☆33Updated 2 years ago
- ☆102Updated this week
- ☆22Updated last week
- A stream to RTL compiler based on MLIR and CIRCT☆15Updated 2 years ago
- IREE plugin repository for the AMD AIE accelerator☆98Updated this week
- Seal5 - Semi-automated LLVM Support for RISC-V Extensions including Autovectorization☆20Updated last week
- Data-Centric MLIR dialect☆42Updated last year
- Tool for the deployment and analysis of TinyML applications on TFLM and MicroTVM backends☆35Updated this week
- ☆16Updated 11 months ago
- Conversions to MLIR EmitC☆129Updated 7 months ago
- Parendi: Thousand-way Parallel RTL Simulation on the Graphcore IPU☆22Updated last year
- a simple end to end example of taking a ML graph (TF2 / PyTorch) and running it on a device [cpu, gpu]☆35Updated 4 years ago
- ARIES: An Agile MLIR-Based Compilation Flow for Reconfigurable Devices with AI Engines (FPGA 2025 Best Paper Nominee)☆36Updated this week
- A collection of RISC-V Vector (RVV) benchmarks to help developers write portably performant RVV code☆118Updated this week
- Languages, Tools, and Techniques for Accelerator Design☆33Updated 3 years ago
- MLIRX is now defunct. Please see PolyBlocks - https://docs.polymagelabs.com☆38Updated last year
- Multi-target compiler for Sum-Product Networks, based on MLIR and LLVM.☆23Updated 7 months ago
- ☆19Updated last week
- CIRCT-based HLS compilation flows, debugging, and cosimulation tools.☆49Updated last year
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆41Updated 3 weeks ago
- ☆22Updated 2 years ago
- A Language for Closed-form High-level ARchitecture Modeling☆21Updated 5 years ago
- A polyhedral compiler for hardware accelerators☆59Updated 11 months ago
- ☆68Updated this week
- muRISCV-NN is a collection of efficient deep learning kernels for embedded platforms and microcontrollers.☆82Updated last month
- Virtualized Accelerator Orchestration for Multi-Tenant Workloads☆16Updated 7 months ago
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆28Updated 3 weeks ago
- Asynchronous semantics for architectural simulation and synthesis.☆39Updated this week