An example OpenCAPI 3.0 FPGA reference design for accelerator endpoint development
☆16Nov 7, 2022Updated 3 years ago
Alternatives and similar repositories for OpenCAPI3.0_Client_RefDesign
Users that are interested in OpenCAPI3.0_Client_RefDesign are comparing it to the libraries listed below
Sorting:
- UVM components for DSP tasks (MODulation/DEModulation)☆14Mar 2, 2022Updated 3 years ago
- Contains examples to start with Kactus2.☆23Aug 5, 2024Updated last year
- Reed Solomon Decoder (204,188)☆12Jul 17, 2014Updated 11 years ago
- Integration test for entire CGRA flow☆12Jan 17, 2020Updated 6 years ago
- A library of verilog and vhdl modules☆15Nov 13, 2018Updated 7 years ago
- An example OMI Device FPGA with 2 DDR4 memory ports☆20Jan 5, 2023Updated 3 years ago
- OFS Platform Components☆19May 28, 2025Updated 8 months ago
- ☆16Apr 13, 2018Updated 7 years ago
- Input-aware cuBLAS/clBLAS implementation for better performance☆17Aug 4, 2022Updated 3 years ago
- OpenCAPI Acceleration Framework: develop an accelerator with OpenCAPI technology☆75Aug 29, 2024Updated last year
- Repo for all activity related to the ODSA Bunch of Wires Specification☆29Jan 25, 2024Updated 2 years ago
- Verilog Modules for DSP functions and other common tasks to make FPGA development easier and more fun.☆20Jun 7, 2015Updated 10 years ago
- tools regarding on analog modeling, validation, and generation☆22Apr 11, 2023Updated 2 years ago
- Fast Symbolic Repair of Hardware Design Code☆33Jan 20, 2025Updated last year
- Hi-DMM: High-Performance Dynamic Memory Management in HLS (High-Level Synthesis)☆25Oct 30, 2018Updated 7 years ago
- Multi-Dataflow Composer (MDC) design suite☆11Feb 13, 2026Updated 2 weeks ago
- A library and command-line tool for querying a Verilog netlist.☆29Jun 13, 2022Updated 3 years ago
- ☆33Jul 28, 2020Updated 5 years ago
- ☆68Jan 7, 2023Updated 3 years ago
- An advanced header-only exact synthesis library☆30Nov 24, 2022Updated 3 years ago
- LibOCXL is an access library which allows the user to implement a userspace driver for an OpenCAPI accelerator.☆13Jul 1, 2024Updated last year
- TCL scripts for FPGA (Xilinx)☆35Jul 5, 2022Updated 3 years ago
- BSG Replicant: Cosimulation and Emulation Infrastructure for HammerBlade☆37Feb 20, 2026Updated last week
- Open Source Verification Bundle for VHDL and System Verilog☆48Jan 12, 2024Updated 2 years ago
- A framework for FPGA emulation of mixed-signal systems☆39Jul 28, 2021Updated 4 years ago
- pulp_soc is the core building component of PULP based SoCs☆82Mar 10, 2025Updated 11 months ago
- The dev version of jaffle shop☆12Oct 28, 2024Updated last year
- 10_100_1000 Mbps tri-mode ethernet MAC☆10Jul 17, 2014Updated 11 years ago
- Ease the Life of Verification Engineers by helping them to analyze and understand failing simulation faster☆11Oct 14, 2021Updated 4 years ago
- RISC-V GPGPU☆36Mar 6, 2020Updated 5 years ago
- JESD204B core for Migen/MiSoC☆35May 5, 2021Updated 4 years ago
- LAYout with Gridded Objects☆31Jun 18, 2020Updated 5 years ago
- Open Application-Specific Instruction Set processor tools (OpenASIP)☆174Feb 16, 2026Updated last week
- Memory Disaggregation on POWER9 with OpenCAPI 3.0 M1 & C1☆38Dec 2, 2021Updated 4 years ago
- A Comprehensive Model-Based Analysis Framework for High Level Synthesis of Real Applications☆38Oct 20, 2020Updated 5 years ago
- Meta-Repository for Bespoke Silicon Group's Manycore Architecture (A.K.A HammerBlade)☆44Jun 16, 2025Updated 8 months ago
- ROACH2 hardware gerbers, layout and bom☆11May 31, 2013Updated 12 years ago
- GPU Memory Reservation Library☆24Updated this week
- This is a SpyDrNet Plugin for a physical design related transformations☆16Jun 13, 2025Updated 8 months ago