OpenCAPI / OpenCAPI3.0_Client_RefDesignLinks
An example OpenCAPI 3.0 FPGA reference design for accelerator endpoint development
☆14Updated 2 years ago
Alternatives and similar repositories for OpenCAPI3.0_Client_RefDesign
Users that are interested in OpenCAPI3.0_Client_RefDesign are comparing it to the libraries listed below
Sorting:
- LIS Network-on-Chip Implementation☆31Updated 9 years ago
- ASIC Design of the openSPARC Floating Point Unit☆14Updated 8 years ago
- OPAE porting to Xilinx FPGA devices.☆39Updated 5 years ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆50Updated 3 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 4 months ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆42Updated 5 years ago
- A library and command-line tool for querying a Verilog netlist.☆28Updated 3 years ago
- Xilinx Unisim Library in Verilog☆86Updated 5 years ago
- Open Source PHY v2☆31Updated last year
- Repo for all activity related to the ODSA Bunch of Wires Specification☆26Updated last year
- OpenCAPI Acceleration Framework: develop an accelerator with OpenCAPI technology☆72Updated last year
- Designs for Process-Voltage-Temperature (PVT) Sensors with MCU☆23Updated 5 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆67Updated 8 months ago
- This document adopts the method from the XAPP1230 for doing readback capture on Xilinx UltraScale devices and shows how to migrate the sa…☆17Updated 5 years ago
- Source-Opened RISCV for Crypto☆18Updated 3 years ago
- tools regarding on analog modeling, validation, and generation☆22Updated 2 years ago
- ☆67Updated 2 years ago
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆26Updated 3 weeks ago
- ☆44Updated 5 years ago
- FPU Generator☆20Updated 4 years ago
- SoCRocket - Core Repository☆38Updated 8 years ago
- ☆32Updated 2 years ago
- An open source PDK using TIGFET 10nm devices.☆51Updated 2 years ago
- A fault-injection framework using Chisel and FIRRTL☆36Updated last month
- Contains examples to start with Kactus2.☆20Updated last year
- Network on Chip for MPSoC☆28Updated 5 months ago
- For contributions of Chisel IP to the chisel community.☆67Updated 11 months ago
- openHMC - an open source Hybrid Memory Cube Controller☆50Updated 9 years ago
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆57Updated 5 years ago
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆88Updated last year