OpenCAPI / OpenCAPI3.0_Client_RefDesignLinks
An example OpenCAPI 3.0 FPGA reference design for accelerator endpoint development
☆15Updated 3 years ago
Alternatives and similar repositories for OpenCAPI3.0_Client_RefDesign
Users that are interested in OpenCAPI3.0_Client_RefDesign are comparing it to the libraries listed below
Sorting:
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 5 months ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆50Updated 3 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆42Updated 5 years ago
- OPAE porting to Xilinx FPGA devices.☆39Updated 5 years ago
- LIS Network-on-Chip Implementation☆34Updated 9 years ago
- ☆44Updated 5 years ago
- ASIC Design of the openSPARC Floating Point Unit☆15Updated 8 years ago
- SoCRocket - Core Repository☆38Updated 8 years ago
- Python interface to FPGA interchange format☆41Updated 3 years ago
- Open Source PHY v2☆31Updated last year
- For contributions of Chisel IP to the chisel community.☆69Updated last year
- ☆67Updated 2 years ago
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆35Updated 5 years ago
- Designs for Process-Voltage-Temperature (PVT) Sensors with MCU☆23Updated 5 years ago
- AMC: Asynchronous Memory Compiler☆51Updated 5 years ago
- An open source PDK using TIGFET 10nm devices.☆54Updated 2 years ago
- Chisel Cheatsheet☆34Updated 2 years ago
- Cross EDA Abstraction and Automation☆40Updated last month
- OpenCAPI Acceleration Framework: develop an accelerator with OpenCAPI technology☆73Updated last year
- VM-HDL Co-Simulation for Servers with PCIe-Connected FPGAs☆51Updated 4 years ago
- A Python package for generating HDL wrappers and top modules for HDL sources☆40Updated last week
- Top-Level Project for Firebox SoC, consisting of Rocket, BOOM, and peripherals (e.g. Ethernet NIC). This is the default target generator …☆56Updated 6 years ago
- A home for Genesis2 sources.☆43Updated 5 months ago
- ☆38Updated 3 years ago
- A library and command-line tool for querying a Verilog netlist.☆29Updated 3 years ago
- A collection of big designs to run post-synthesis simulations with yosys☆50Updated 10 years ago
- A fault-injection framework using Chisel and FIRRTL☆36Updated 3 months ago
- Library of open source Process Design Kits (PDKs)☆61Updated last week
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆68Updated 10 months ago
- Chisel wrapper and accelerators for Columbia's Embedded Scalable Platform (ESP)☆24Updated 5 years ago