An example OpenCAPI 3.0 FPGA reference design for accelerator endpoint development
☆16Nov 7, 2022Updated 3 years ago
Alternatives and similar repositories for OpenCAPI3.0_Client_RefDesign
Users that are interested in OpenCAPI3.0_Client_RefDesign are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- UVM components for DSP tasks (MODulation/DEModulation)☆16Mar 2, 2022Updated 4 years ago
- Reed Solomon Decoder (204,188)☆13Jul 17, 2014Updated 11 years ago
- OpenCAPI Acceleration Framework: develop an accelerator with OpenCAPI technology☆77Aug 29, 2024Updated last year
- Contains examples to start with Kactus2.☆23Aug 5, 2024Updated last year
- Memory Disaggregation on POWER9 with OpenCAPI 3.0 M1 & C1☆38Dec 2, 2021Updated 4 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- An example OMI Device FPGA with 2 DDR4 memory ports☆20Jan 5, 2023Updated 3 years ago
- Hi-DMM: High-Performance Dynamic Memory Management in HLS (High-Level Synthesis)☆25Oct 30, 2018Updated 7 years ago
- Integration test for entire CGRA flow☆12Jan 17, 2020Updated 6 years ago
- Graph accelerator on FPGAs and ASICs☆11Aug 16, 2018Updated 7 years ago
- ☆16Apr 13, 2018Updated 8 years ago
- Cluster simulator with far memory☆12Apr 28, 2020Updated 6 years ago
- Verilog Modules for DSP functions and other common tasks to make FPGA development easier and more fun.☆20Jun 7, 2015Updated 10 years ago
- A library of verilog and vhdl modules☆15Nov 13, 2018Updated 7 years ago
- Input-aware cuBLAS/clBLAS implementation for better performance☆17Aug 4, 2022Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Multi-Dataflow Composer (MDC) design suite☆11Feb 13, 2026Updated 3 months ago
- A disaggregated memory orchestration system that virtualizes cluster wide memory to scale data intensive, large memory workloads in virtu…☆13Apr 26, 2019Updated 7 years ago
- OFS Platform Components☆19May 28, 2025Updated 11 months ago
- tools regarding on analog modeling, validation, and generation☆23Apr 11, 2023Updated 3 years ago
- 10_100_1000 Mbps tri-mode ethernet MAC☆11Jul 17, 2014Updated 11 years ago
- Single-source shortest paths accelerated with AWS F1 FPGA☆14May 2, 2018Updated 8 years ago
- Fast Symbolic Repair of Hardware Design Code☆38Jan 20, 2025Updated last year
- Hybrid Threading Tool Set☆15Sep 24, 2020Updated 5 years ago
- E300 Development☆11Feb 1, 2024Updated 2 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- LLVM JIT Cycle Accurate Simulator for HardCaml☆13May 21, 2017Updated 8 years ago
- Linear algebra accelerators for RISC-V (published in ICCD 17)☆66Oct 5, 2017Updated 8 years ago
- An Open Source FPGA GroestlCoin Miner☆10Feb 11, 2018Updated 8 years ago
- Dynamic and Transparent Memory Sharing for Accelerating Big Data Analytics Workloads in Virtualized Cloud☆16Feb 13, 2017Updated 9 years ago
- A Comprehensive Model-Based Analysis Framework for High Level Synthesis of Real Applications☆38Oct 20, 2020Updated 5 years ago
- Minimal RISC-V RV32I CPU design as described in a companion blog post.☆13Jun 14, 2020Updated 5 years ago
- The NandBug Software☆13May 23, 2020Updated 5 years ago
- TCL scripts for FPGA (Xilinx)☆36Jul 5, 2022Updated 3 years ago
- NeoPixel LED Controller | NeoPixel LED 控制器 | 基於MAX10 FPGA的音樂全彩光立方LED控制器☆12Jan 4, 2022Updated 4 years ago
- End-to-end encrypted cloud storage - Proton Drive • AdSpecial offer: 40% Off Yearly / 80% Off First Month. Protect your most important files, photos, and documents from prying eyes.
- Python script for controlling the debug-jtag port of riscv cores☆15Mar 27, 2021Updated 5 years ago
- Real-time 3D rendering on DE2-115 FPGA board (2017, DCLab final project)☆12Aug 3, 2018Updated 7 years ago
- 提供一种基于深度学习的光纤传感水声信号识别方法，该方法降低了光纤传感水声信号识别的难度，通过最优聚类模型，将无监督学习方式转化为有监督学习的方式，使识别未知的目标事件信号成为可能；以光纤传感系统自身固有噪声信号分解分量作为训练数据，构建开集识别网络，可用于识别任意不属于系统…☆11Aug 30, 2022Updated 3 years ago
- Verilog FPGA Parts Library. Old Octavo soft-CPU project.☆76Apr 2, 2019Updated 7 years ago
- This repository provides a method to dynamically change the clock output frequency, phase shift, and duty cycle of the mixed-mode clock m…☆14Nov 4, 2020Updated 5 years ago
- pulp_soc is the core building component of PULP based SoCs☆84Mar 10, 2025Updated last year
- ☆12May 20, 2021Updated 4 years ago