OpenCAPI / OpenCAPI3.0_Client_RefDesignLinks
An example OpenCAPI 3.0 FPGA reference design for accelerator endpoint development
☆15Updated 3 years ago
Alternatives and similar repositories for OpenCAPI3.0_Client_RefDesign
Users that are interested in OpenCAPI3.0_Client_RefDesign are comparing it to the libraries listed below
Sorting:
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆50Updated 4 years ago
- LIS Network-on-Chip Implementation☆34Updated 9 years ago
- OPAE porting to Xilinx FPGA devices.☆39Updated 5 years ago
- SoCRocket - Core Repository☆38Updated 8 years ago
- A fault-injection framework using Chisel and FIRRTL☆36Updated 3 months ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 6 months ago
- ESI is an FPGA connectivity system. It uses typed, latency-insensitive on-chip connections between ESI-enabled modules. It also bridges o…☆35Updated 5 years ago
- CHIPKIT: An agile, reusable open-source framework for rapid test chip development☆42Updated 5 years ago
- VM-HDL Co-Simulation for Servers with PCIe-Connected FPGAs☆52Updated 4 years ago
- ASIC Design of the openSPARC Floating Point Unit☆15Updated 8 years ago
- Python interface to FPGA interchange format☆41Updated 3 years ago
- A library and command-line tool for querying a Verilog netlist.☆29Updated 3 years ago
- Advanced Debug Interface☆14Updated 11 months ago
- FPU Generator☆20Updated 4 years ago
- Designs for Process-Voltage-Temperature (PVT) Sensors with MCU☆24Updated 5 years ago
- FGPU is a soft GPU architecture general purpose computing☆60Updated 5 years ago
- A collection of big designs to run post-synthesis simulations with yosys☆51Updated 10 years ago
- Python library for working Standard Delay Format (SDF) Timing Annotation files.☆30Updated last year
- This is a Clang tool that parses SystemC models, and synthesizes Verilog from it.☆88Updated last year
- A collection of tools for working with Chisel-generated hardware in SystemC☆16Updated 6 years ago
- ☆44Updated 5 years ago
- tools regarding on analog modeling, validation, and generation☆22Updated 2 years ago
- This document adopts the method from the XAPP1230 for doing readback capture on Xilinx UltraScale devices and shows how to migrate the sa…☆18Updated 6 years ago
- ☆59Updated 3 years ago
- Common SystemVerilog RTL modules for RgGen☆16Updated this week
- Open Source PHY v2☆32Updated last year
- An open source PDK using TIGFET 10nm devices.☆54Updated 3 years ago
- OpenCAPI Acceleration Framework: develop an accelerator with OpenCAPI technology☆73Updated last year
- SCARV: a side-channel hardened RISC-V platform☆28Updated 2 years ago
- ☆90Updated 2 weeks ago