CPUs
☆16Dec 21, 2020Updated 5 years ago
Alternatives and similar repositories for CPUs
Users that are interested in CPUs are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Documentation relevant to the available repositories on RISCV-on-Microsemi-FPGA☆14Nov 21, 2018Updated 7 years ago
- Learn, share and collaborate on ASIC design using open tools and technologies☆14Dec 27, 2020Updated 5 years ago
- Igloo2 M2GL025 Creative Development Board☆11Oct 15, 2019Updated 6 years ago
- Upstream eglibc + xilinx branches☆18Nov 7, 2013Updated 12 years ago
- Source for openrisc.io☆13Jun 29, 2025Updated 8 months ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- AnacondaCON 2019 GPU Deep Learning Tutorial☆16Aug 14, 2024Updated last year
- HDL tools layer for OpenEmbedded☆17Oct 20, 2024Updated last year
- A tiny untar library written in C.☆17Aug 30, 2013Updated 12 years ago
- Template for projects using the Hwacha data-parallel accelerator☆34Nov 13, 2020Updated 5 years ago
- 6-stage dual-issue in-order superscalar risc-v cpu☆14Updated this week
- Espressif Base SDK for (Amazon) FreeRTOS☆17Dec 15, 2022Updated 3 years ago
- Tool for generating multi-purpose makefiles for FPGA projects (clone of hdlmake from CERN)☆18Aug 16, 2021Updated 4 years ago
- Basic floating-point components for RISC-V processors☆12Aug 13, 2017Updated 8 years ago
- Kasırga Sayısal Görüntü İşleme Kategorisi Hızlandırıcı Tasarımı☆15May 27, 2023Updated 2 years ago
- Simple, predictable pricing with DigitalOcean hosting • AdAlways know what you'll pay with monthly caps and flat pricing. Enterprise-grade infrastructure trusted by 600k+ customers.
- Matrak Verilog ile yazılmış bir RISC-V işlemcidir.☆11May 8, 2024Updated last year
- KASIRGA - GUN | RV32IMCX☆11Aug 14, 2024Updated last year
- Emotiv connector for Matlab☆15Dec 11, 2020Updated 5 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Jun 28, 2025Updated 8 months ago
- ISDB-S3 fork☆10Dec 13, 2024Updated last year
- Setup scripts and files needed to compile CoreMark on RISC-V☆74Jul 19, 2024Updated last year
- A Rocket-based RISC-V superscalar in-order core☆38Mar 11, 2026Updated 2 weeks ago
- Basic floating-point components for RISC-V processors☆68Dec 4, 2019Updated 6 years ago
- A reconfigurable and extensible VLIW processor implemented in VHDL☆39Mar 14, 2015Updated 11 years ago
- Proton VPN Special Offer - Get 70% off • AdSpecial partner offer. Trusted by over 100 million users worldwide. Tested, Approved and Recommended by Experts.
- Provides a packaged collection of open source EDA tools☆12Apr 14, 2019Updated 6 years ago
- Repository for Hornet RISC-V Core☆19Sep 15, 2022Updated 3 years ago
- Python API to Unified Coverage Interoperability Standard (UCIS) Data☆32Mar 7, 2026Updated 2 weeks ago
- ☆11Mar 19, 2023Updated 3 years ago
- Minimal settings for ESP32 to connect to University of Michigan WiFi (MWireless/eduroam)☆17Jan 12, 2021Updated 5 years ago
- ☆16Jan 10, 2023Updated 3 years ago
- 放送波の MPEG2-TS に重畳されている EIT (Event Information Table: 番組情報) の生データを時系列でいい感じに表示するツール☆13Aug 9, 2022Updated 3 years ago
- A lightweight timing diagram editor.☆20Jul 7, 2025Updated 8 months ago
- This is the Verilog 2005 parser used by VerilogCreator