RISCV-on-Microsemi-FPGA / CPUs
CPUs
☆14Updated 4 years ago
Alternatives and similar repositories for CPUs:
Users that are interested in CPUs are comparing it to the libraries listed below
- Universal Verification Methodology (UVM) base libraries, with edits for Verilator☆26Updated 4 years ago
- Platform Level Interrupt Controller☆36Updated 10 months ago
- ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform☆51Updated 3 years ago
- This repository is no longer maintained. New repository is here(https://github.com/rggen/rggen).☆17Updated 5 years ago
- Extended and external tests for Verilator testing☆16Updated this week
- ☆36Updated 2 years ago
- FPGA reference design for the the Swerv EH1 Core☆71Updated 5 years ago
- Digital Hardware Modelling using VHDL, Verilog, SystemVerilog, SystemC, HLS(C++, OpenCL)☆63Updated last month
- Public repository for PySysC, (From SC Common Practices Subgroup)☆51Updated last year
- FGPU is a soft GPU-like architecture for FPGAs. It is described in VHDL, fully customizable, and can be programmed using OpenCL.☆51Updated 2 months ago
- Python library for working Standard Delay Format (SDF) Timing Annotation files.☆28Updated 8 months ago
- This is mainly a simulation library of xilinx primitives that are verilator compatible.☆31Updated 8 months ago
- RISCV core RV32I/E.4 threads in a ring architecture☆32Updated last year
- For contributions of Chisel IP to the chisel community.☆59Updated 4 months ago
- Framework Open EDA Gui☆63Updated 3 months ago
- ☆59Updated 3 years ago
- Proposed RISC-V Composable Custom Extensions Specification☆70Updated 10 months ago
- A library and command-line tool for querying a Verilog netlist.☆26Updated 2 years ago
- JTAG DPI module for SystemVerilog RTL simulations☆27Updated 9 years ago
- ☆31Updated last year
- Demo SoC for SiliconCompiler.☆56Updated last week
- Announcements related to Verilator☆39Updated 4 years ago
- Verilator open-source SystemVerilog simulator and lint system☆35Updated this week
- VM-HDL Co-Simulation for Servers with PCIe-Connected FPGAs☆45Updated 4 years ago
- AXI X-Bar☆19Updated 4 years ago
- Advanced Debug Interface☆14Updated last month
- Extensible FPGA control platform☆59Updated last year
- Bitstream relocation and manipulation tool.☆43Updated 2 years ago
- Python library of AST nodes for SystemVerilog/VHDL, code generator, transpiler and translator☆33Updated 3 months ago
- Cocotb (Python) based USB 1.1 test suite for FPGA IP, with testbenches for a variety of open source USB cores☆50Updated last year