CPUs
☆17Dec 21, 2020Updated 5 years ago
Alternatives and similar repositories for CPUs
Users that are interested in CPUs are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Documentation relevant to the available repositories on RISCV-on-Microsemi-FPGA☆14Nov 21, 2018Updated 7 years ago
- Wake build descriptions of hardware generators☆12Dec 11, 2020Updated 5 years ago
- Igloo2 M2GL025 Creative Development Board☆11Oct 15, 2019Updated 6 years ago
- Learn, share and collaborate on ASIC design using open tools and technologies☆12Dec 27, 2020Updated 5 years ago
- GNU toolchain for RISC-V, including GCC☆16Apr 28, 2026Updated 3 months ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- Nuclei: development platform for PlatformIO☆16Mar 6, 2025Updated last year
- Upstream eglibc + xilinx branches☆19Nov 7, 2013Updated 12 years ago
- Source for openrisc.io☆13Jul 9, 2026Updated last month
- HDL tools layer for OpenEmbedded☆17Oct 20, 2024Updated last year
- Template for projects using the Hwacha data-parallel accelerator☆34Nov 13, 2020Updated 5 years ago
- AnacondaCON 2019 GPU Deep Learning Tutorial☆16Jun 25, 2026Updated last month
- A tiny untar library written in C.☆17Aug 30, 2013Updated 12 years ago
- 6-stage dual-issue in-order superscalar risc-v cpu☆14Updated this week
- Espressif Base SDK for (Amazon) FreeRTOS☆16Dec 15, 2022Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- Tool for generating multi-purpose makefiles for FPGA projects (clone of hdlmake from CERN)☆18Aug 16, 2021Updated 4 years ago
- Basic floating-point components for RISC-V processors☆12Aug 13, 2017Updated 9 years ago
- A Python package for creating and solving constrained randomization problems.☆20Oct 14, 2024Updated last year
- Matrak Verilog ile yazılmış bir RISC-V işlemcidir.☆11May 8, 2024Updated 2 years ago
- KASIRGA - GUN | RV32IMCX☆12Aug 14, 2024Updated 2 years ago
- Emotiv connector for Matlab☆15Dec 11, 2020Updated 5 years ago
- ☆22Aug 8, 2023Updated 3 years ago
- Kasırga Sayısal Görüntü İşleme Kategorisi Hızlandırıcı Tasarımı☆15May 27, 2023Updated 3 years ago
- Bookmark for all your commands.☆16Oct 3, 2023Updated 2 years ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- Proposed RISC-V Composable Custom Extensions Specification☆71Jun 28, 2025Updated last year
- ISDB-S3 fork☆13Dec 13, 2024Updated last year
- Open Nuvoton home page☆26Jun 27, 2017Updated 9 years ago
- Creates a .SVG symbol from a VHDL entity. Colors and some other properties can be adjusted.