cnrv / floating-point-guide
《关于浮点运算:作为程序员都应该了解什么?》
☆29Updated 6 years ago
Alternatives and similar repositories for floating-point-guide:
Users that are interested in floating-point-guide are comparing it to the libraries listed below
- 第一届 RISC-V 中国峰会的幻灯片等资料存放☆37Updated 2 years ago
- Based on Chisel3, Rift2Core is a 9-stage, out-of-order, 64-bits RISC-V Core, which supports RV64GC.☆34Updated last year
- 4 stage, in-order, secure RISC-V core based on the CV32E40P with Zfinx and Zce ISA extentions☆27Updated last year
- Biweekly Sync Meeting for RISC-V Software Ecosystem. Meeting time is more friendly for people living in East Asia.☆23Updated 2 months ago
- RTL blocks compatible with the Rocket Chip Generator☆14Updated 7 months ago
- Hardware design with Chisel☆31Updated 2 years ago
- 平头哥玄铁C910的LLVM工具链支持,由PLCT实验室提供,非官方版本☆63Updated 3 years ago
- Run Rocket Chip on VCU128☆29Updated 2 months ago
- Wrapper shells enabling designs generated by rocket-chip to map onto certain FPGA boards☆16Updated 2 months ago
- The home of the Chisel3 website☆20Updated 8 months ago
- RV32I by cats☆17Updated last year
- A DMA Controller for RISCV CPUs☆14Updated 9 years ago
- OSDT社区(HelloGCC、HelloLLVM)组织的活动中的报告☆46Updated 4 years ago
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆52Updated 4 years ago
- Open-source high-performance non-blocking cache☆75Updated this week
- PLCT实验室 rvv-llvm 实现配套的 benchmark / testcases☆21Updated 4 years ago
- PLCT实验室2020年开放日活动的演讲资料☆13Updated 4 years ago
- Training Materials for RISC-V HW/SW, focusing on compilers, emulators, and virtual machines. provided by PLCT Lab.☆34Updated 10 months ago
- website of hellollvm.org☆38Updated last year
- ☆33Updated this week
- Useful utilities for BAR projects☆31Updated last year
- A fault-injection framework using Chisel and FIRRTL☆34Updated 2 years ago
- This repo includes XiangShan's function units☆18Updated this week
- Simple MIDAS Examples☆12Updated 6 years ago
- ☆31Updated last year
- Wrapper for ETH Ariane Core☆19Updated 6 months ago
- A platform for emulating Virtio devices with FPGAs☆25Updated 3 years ago
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆56Updated 3 years ago
- An SoC with multiple RISC-V IMA processors.☆19Updated 6 years ago
- TEE hardware - based on the chipyard repository - hardware to accelerate TEE☆20Updated 2 years ago