cnrv / floating-point-guideLinks
《关于浮点运算:作为程序员都应该了解什么?》
☆27Updated 7 years ago
Alternatives and similar repositories for floating-point-guide
Users that are interested in floating-point-guide are comparing it to the libraries listed below
Sorting:
- 第一届 RISC-V 中国峰会的幻灯片等资料存放☆38Updated 3 years ago
- Hardware design with Chisel☆35Updated 2 years ago
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆53Updated 5 years ago
- PLCT实验室 rvv-llvm 实现配套的 benchmark / testcases☆21Updated 5 years ago
- Run Rocket Chip on VCU128☆30Updated 2 months ago
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆61Updated 3 years ago
- Based on Chisel3, Rift2Core is a 9-stage, out-of-order, 64-bits RISC-V Core, which supports RV64GC.☆39Updated last year
- TEE hardware - based on the chipyard repository - hardware to accelerate TEE☆24Updated 3 years ago
- A simple OoO processor developed by njuallen and wierton, it won 2nd prize in LoongsonCup18.☆30Updated 5 years ago
- ⛔ DEPRECATED ⛔ HERO Software Development Kit☆21Updated 3 years ago
- Wrapper shells enabling designs generated by rocket-chip to map onto certain FPGA boards☆20Updated last year
- PLCT实验室的 RISC-V V Spec 实现,基于llvm/llvm-project,rkruppe/rvv-llvm 和 https://repo.hca.bsc.es/gitlab/rferrer/llvm-epi-0.8☆161Updated 3 months ago
- 平头哥玄铁C910的LLVM工具链支持,由PLCT实验室提供,非官方版本☆77Updated 4 years ago
- Software tools that support rocket-chip (GNU toolchain, ISA simulator, tests)☆59Updated 2 years ago
- CV32E40X Design-Verification environment☆16Updated last year
- Biweekly Sync Meeting for RISC-V Software Ecosystem. Meeting time is more friendly for people living in East Asia.☆23Updated 3 weeks ago
- Ultra light weight small device firmware. Well architected to support MMU, SMP, low power idle. Can be run on various CPU architectures.☆20Updated 4 months ago
- Implements kernels with RISC-V Vector☆22Updated 2 years ago
- An SoC with multiple RISC-V IMA processors.☆19Updated 7 years ago
- An OpenRISC 1000 multi-core virtual platform based on SystemC/TLM☆15Updated 8 months ago
- Original RISC-V 1.0 implementation. Not supported.☆42Updated 7 years ago
- OSDT社区(HelloGCC、HelloLLVM)组织的活动中的报告☆47Updated 4 years ago
- Qemu Etrace☆15Updated last year
- Helper scripts used to clone RISC-V related git repos inside China.☆16Updated 5 years ago
- ☆23Updated 6 years ago
- Open-source high-performance non-blocking cache☆92Updated 2 weeks ago
- Wrappers for open source FPU hardware implementations.☆35Updated 3 weeks ago
- A libgloss replacement for RISC-V that supports HTIF☆42Updated last year
- ☆21Updated 4 years ago
- ☆41Updated 2 weeks ago