cnrv / floating-point-guideLinks
《关于浮点运算:作为程序员都应该了解什么?》
☆28Updated 7 years ago
Alternatives and similar repositories for floating-point-guide
Users that are interested in floating-point-guide are comparing it to the libraries listed below
Sorting:
- 第一届 RISC-V 中国峰会的幻灯片等资料存放☆38Updated 2 years ago
- 平头哥玄铁C910的LLVM工具链支持,由PLCT实验室提供,非官方版本☆73Updated 4 years ago
- Run Rocket Chip on VCU128☆30Updated 8 months ago
- TEE hardware - based on the chipyard repository - hardware to accelerate TEE☆24Updated 2 years ago
- PLCT实验室 rvv-llvm 实现配套的 benchmark / testcases☆22Updated 4 years ago
- Hardware design with Chisel☆34Updated 2 years ago
- Wrapper shells enabling designs generated by rocket-chip to map onto certain FPGA boards☆19Updated 8 months ago
- Based on Chisel3, Rift2Core is a 9-stage, out-of-order, 64-bits RISC-V Core, which supports RV64GC.☆40Updated last year
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆54Updated 5 years ago
- RISC-V GPGPU☆34Updated 5 years ago
- PLCT实验室的 RISC-V V Spec 实现,基于llvm/llvm-project,rkruppe/rvv-llvm 和 https://repo.hca.bsc.es/gitlab/rferrer/llvm-epi-0.8☆161Updated 8 months ago
- Open-source high-performance non-blocking cache☆87Updated 2 months ago
- ☆35Updated 3 weeks ago
- Implements kernels with RISC-V Vector☆22Updated 2 years ago
- Software tools that support rocket-chip (GNU toolchain, ISA simulator, tests)☆56Updated last year
- ☆49Updated 3 months ago
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆63Updated 3 years ago
- Helper scripts used to clone RISC-V related git repos inside China.☆15Updated 4 years ago
- Biweekly Sync Meeting for RISC-V Software Ecosystem. Meeting time is more friendly for people living in East Asia.☆23Updated last month
- 记录阅读各类paper的想法笔记(关注体系结构,机器学习系统,深度学习,计算机视觉)☆25Updated 5 years ago
- A parallel and distributed simulator for thousand-core chips☆24Updated 7 years ago
- Wrappers for open source FPU hardware implementations.☆33Updated last year
- Open-source non-blocking L2 cache☆46Updated this week
- documentation for ventus gpgpu☆16Updated 4 months ago
- ⛔ DEPRECATED ⛔ HERO Software Development Kit☆20Updated 3 years ago
- ☆12Updated last year
- Cycle-accurate C++ & SystemC simulator for the RISC-V GPGPU Ventus☆28Updated 3 weeks ago
- ☆13Updated 4 years ago
- ☆168Updated 4 years ago
- This repo contains a RISC-V ISA extension (proposal) to allow recording of control transfer history to on-chip registers, to support usag…☆23Updated 5 months ago