cnrv / floating-point-guideLinks
《关于浮点运算:作为程序员都应该了解什么?》
☆28Updated 7 years ago
Alternatives and similar repositories for floating-point-guide
Users that are interested in floating-point-guide are comparing it to the libraries listed below
Sorting:
- 第一届 RISC-V 中国峰会的幻灯片等资料存放☆37Updated 2 years ago
- Based on Chisel3, Rift2Core is a 9-stage, out-of-order, 64-bits RISC-V Core, which supports RV64GC.☆40Updated last year
- A DMA Controller for RISCV CPUs☆14Updated 9 years ago
- Run Rocket Chip on VCU128☆30Updated 7 months ago
- Useful utilities for BAR projects☆32Updated last year
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆54Updated 5 years ago
- Wrapper shells enabling designs generated by rocket-chip to map onto certain FPGA boards☆19Updated 7 months ago
- PLCT实验室 rvv-llvm 实现配套的 benchmark / testcases☆22Updated 4 years ago
- RV32I by cats☆16Updated last year
- Open-source high-performance non-blocking cache☆86Updated last month
- My RV64 CPU (Work in progress)☆19Updated 2 years ago
- Linux porting to NonTrivialMIPS (based on linux-stable)☆12Updated 5 years ago
- Wrappers for open source FPU hardware implementations.☆32Updated last year
- A fault-injection framework using Chisel and FIRRTL☆36Updated 2 months ago
- 4 stage, in-order, secure RISC-V core based on the CV32E40P with Zfinx and Zce ISA extentions☆27Updated last year
- Hardware design with Chisel☆33Updated 2 years ago
- Operating System Simulator☆19Updated 6 years ago
- An SoC with multiple RISC-V IMA processors.☆19Updated 6 years ago
- ☆12Updated 4 years ago
- This repo contains a RISC-V ISA extension (proposal) to allow recording of control transfer history to on-chip registers, to support usag…☆21Updated 4 months ago
- ZC RISCV CORE☆13Updated 5 years ago
- RTL blocks compatible with the Rocket Chip Generator☆16Updated 3 months ago
- ☆169Updated 4 years ago
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆62Updated 3 years ago
- ⛔ DEPRECATED ⛔ HERO Software Development Kit☆20Updated 3 years ago
- TEE hardware - based on the chipyard repository - hardware to accelerate TEE☆24Updated 2 years ago
- Biweekly Sync Meeting for RISC-V Software Ecosystem. Meeting time is more friendly for people living in East Asia.☆23Updated last week
- chipyard in mill :P☆78Updated last year
- ☆24Updated 6 years ago
- FPGA demo for Digilent NEXYS 4 board☆23Updated 5 years ago