cnrv / floating-point-guideLinks
《关于浮点运算:作为程序员都应该了解什么?》
☆27Updated 7 years ago
Alternatives and similar repositories for floating-point-guide
Users that are interested in floating-point-guide are comparing it to the libraries listed below
Sorting:
- 第一届 RISC-V 中国峰会的幻灯片等资料存放☆38Updated 2 years ago
- Hardware design with Chisel☆34Updated 2 years ago
- Based on Chisel3, Rift2Core is a 9-stage, out-of-order, 64-bits RISC-V Core, which supports RV64GC.☆39Updated last year
- ☆39Updated 3 weeks ago
- Run Rocket Chip on VCU128☆30Updated 10 months ago
- 平头哥玄铁C910的LLVM工具链支持,由PLCT实验室提供,非官方版本☆74Updated 4 years ago
- C/Assembly macros for talking with Rocket Custom Coprocessors (RoCCs)☆53Updated 5 years ago
- PLCT实验室 rvv-llvm 实现配套的 benchmark / testcases☆22Updated 4 years ago
- TEE hardware - based on the chipyard repository - hardware to accelerate TEE☆24Updated 2 years ago
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆61Updated 3 years ago
- ☆167Updated 4 years ago
- Learn NVDLA by SOMNIA☆43Updated 5 years ago
- Wrappers for open source FPU hardware implementations.☆34Updated last year
- A simple OoO processor developed by njuallen and wierton, it won 2nd prize in LoongsonCup18.☆30Updated 5 years ago
- ⛔ DEPRECATED ⛔ HERO Software Development Kit☆20Updated 3 years ago
- PLCT实验室的 RISC-V V Spec 实现,基于llvm/llvm-project,rkruppe/rvv-llvm 和 https://repo.hca.bsc.es/gitlab/rferrer/llvm-epi-0.8☆161Updated last month
- An SoC with multiple RISC-V IMA processors.☆19Updated 7 years ago
- Wrapper shells enabling designs generated by rocket-chip to map onto certain FPGA boards☆19Updated 10 months ago
- Original test vector of RISC-V Vector Extension☆14Updated 4 years ago
- RISC-V GPGPU☆34Updated 5 years ago
- ☆20Updated 4 years ago
- Open-source high-performance non-blocking cache☆90Updated 3 weeks ago
- Original RISC-V 1.0 implementation. Not supported.☆42Updated 7 years ago
- Software tools that support rocket-chip (GNU toolchain, ISA simulator, tests)☆57Updated 2 years ago
- ☆89Updated last month
- The official NaplesPU hardware code repository☆19Updated 6 years ago
- A parallel and distributed simulator for thousand-core chips☆25Updated 7 years ago
- Port fpga-zynq (rocket-chip) to Xilinx ZYNQ Ultrascale+ board (ZCU102)☆63Updated 2 years ago
- RTL blocks compatible with the Rocket Chip Generator☆16Updated 6 months ago
- Synthesisable SIMT-style RISC-V GPGPU☆41Updated 3 months ago